Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Atmel 4-Mbit memories aim for SoCs, large FPGAs
Atmel 4-Mbit memories aim for SoCs, large FPGAs
By EE Times
March 6, 2001 (5:27 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010306S0094
San Jose, Calif. - Atmel Corp.'s 4-Mbit E2PROM memory configurations are targeted for use with very large field-programmable gate arrays and systems-on-chip. The AT17-LV040 is designed to store configuration information for Atmel's FPSLIC programmable system-on-chip family and for Xilinx's Virtex or Spartan FPGAs, while the AT17-LV040A supports Altera's Apex20K FPGAs. Both versions require less than 10 milliamps in operation and 1 mA in standby. Martin Mason, Atmel's FPGA product-marketing manager, noted that all SRAM-based FPGAs derive their functionality from binary configuration data that is read into them on power-up from external nonvolatile memory. "Serial-configuration E2-PROMs are popular for bit stream storage because they can be programmed in system and contain all of the logic required to program SRAM-based devices," he said. "As FPGA densities have increased to a million or more gates, the densities of configuration E2P ROMs have not kept pace, so multiple E2PROMs have been necessary, and that results in higher power consumption and board complexity." Mason added that the problem has been compounded by the advent of programmable systems-on-chip that include a microcontroller with high-density programmable logic. "Nonvolatile storage is required for the microcontroller program code as well as the FPGA bit stream and application data," he said. The new E2PROM arrays are intended to solve the problem by providing single-chip bit stream, code and data storage for popular FPGAs and programmable system-chip devices. The memories use a single 3.3- or 5-volt power supply for both read and write operations and contain on-chip logic to allow faster FPGA loading. Write-protect mechanisms, set by external pins, are said to allow any portion of the E2PROM array to be protected, so the rest of the array can be used for application data storage. The AT17LV040 is guaranteed for 10,000 write cycles and data retention of at least 100 years. It should be available in the second quarter, packaged in a 44-pin thin quad flat pack and priced at $33.50 in quantities of 1,000. Call (408) 441-0311
www.atmel.com
EETInfo No. 637
Related News
- Tamper-Resistant Dual 8051 Multi-Controller Mates With Freescale 4-MBit (256K x 16) MRAMs
- Atmel Offers World's First Commercially Available 32-Mbit FPGA Configuration Memories
- CAES Introduces Family of Radiation Hardened NOR Flash Memories for Space FPGAs
- PCIe 5.0 & PCIe 4.0 PHYs and Controller IP Cores are available for immediate licensing to maximize your Interface speed for complex SoCs
- Blue Pearl Software Streamlines RTL Verification for Xilinx All Programmable FPGAs and SoCs
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |