Microprocessor consortium to add energy spec
Microprocessor consortium to add energy spec MANHASSET, N.Y. In a move to address the growing importance of power and energy efficiency as a selling point for processors, the Embedded Microprocessor Benchmark Consortium (EEMBC) plans to add an energy consumption metric to the performance scores it provides for embedded processors tested against its application-focused benchmarks. The consortium has formed two working groups to establish methodologies for the energy consumption benchmarks. One group addressing energy measurements for hardware platforms and devices is being headed up by Shay Gal-On of PMC-Sierra. A second group addressing energy measurements using simulation for intellectual property (IP) processor cores is being headed up by Moshe Sheier of CEVA. The consortium has also engaged the services of David Kaeli, associate professor in Northeastern University's Department of Electrical and Computer Engineering and director of its Computer Architecture Research Laboratory, to guide its energy benchmark developments. EEMBC's members have agreed that the energy metric will be an optional component of the performance benchmark scores published for each processor and will take into account the energy consumed by the benchmarked devices while running each of the consortium's application-focused benchmark suites. Besides providing design engineers with comparable energy consumption information, the new metric will give designers insights into the "cost" of a device's performance in terms of the power budget, by allowing a performance/energy number to be derived using the consolidated performance score in each benchmark suite. Once the standardized methods are finalized, details of how EEMBC measures energy consumption will be available for download from the group's website. Copyright 2005 © CMP Media LLC
By Spencer Chin, Courtesy of EE Times
Nov 9 2004 (15:02 PM)
URL: http://www.embedded.com/showArticle.jhtml?articleID=52600371
Related News
- New technology consortium formed to develop innovative integrated Bluetooth Low Energy modules for SMEs
- Consortium releases common embedded Linux spec
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- Cadence Unveils Millennium Platform - Industry's First Accelerated Digital Twin Delivering Unprecedented Performance and Energy Efficiency
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |