BOPS Seminar Offers VoIP SOC in a Box Instruction
BOPS Seminar Offers VoIP SOC in a Box Instruction
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Feb. 12, 2001--BOPS, Inc., a leading provider of programmable broadband DSP cores, is offering free seminars on its recently announced SOC (System On Chip) in a Box(TM) for VoIP (Voice over Internet Protocol) application. In concert with its partners Tality and HelloSoft, BOPS will describe the family of licensable SOC in a Box(TM) pre-packaged applications created to drastically reduce time-to-market and technical risk involved in designing chips for VoIP applications.
The seminar will focus on the:
- VoiceRay(TM) CGW set of cores for carrier-class gateway applications with up to 192 channels of G.729a or 512 channels of G.711, both with 32ms of G.165/168 echo cancellation on a single chip;
- VoiceRay SMB for small-to-medium business applications with up to 96 channels of G.729a; and
- VoiceRay SOHO for small-office, home office applications with up to 24 channels of G.729a.
The next seminar is scheduled for February 22, 2001 at the Westin Hotel in Santa Clara. For more information and to register, go to www.bops.com/sb1.
About BOPS
Based in Mountain View, Calif., BOPS, Inc. develops and licenses a fully scalable, synthesizable DSP architecture that is programmable and reusable for evolving communications, mobile multimedia and wireless applications. BOPS' DSP architecture, cores, compilers, system tools and complete SOC designs offer total life-cycle solutions and rapid time-to-market. While providing the highest performance in the industry, BOPS cores are DSP co-processors to ARM, MIPS and other hosts and are supported by an extensive alliance of hardware, software, tools and design partners. For more information, please visit http://www.bops.com.
Note to Editors: BOPS is a registered trademark, and SOC in a Box and VoiceRay are trademarks of BOPS, Inc.
Contact:
BOPS, Mountain View Anita Giani, 650/254-2815 anita.giani@bops.com
Related News
- BOPS Announces Industry's First SOC in a Box
- 28FDSOI "SoC White Box" SERDES & Controller IPs' are available for immediate licensing
- The Industry's First SoC FPGA Development Kit Based on the RISC-V Instruction Set Architecture is Now Available
- VeriSilicon's Artificial Intelligence Processor IP Used in Next-Generation Large Screen Smart Home System-on-Chip (SoC)
- Dolphin Integration offers a live webinar on how to get an SoC power consumption under 0.5 uA in sleep mode
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |