ARC populates 600, 700 roadmaps with exemplar cores
EE Times: Latest News ARC populates 600, 700 roadmaps with exemplar cores | |
Peter Clarke (02/10/2005 6:24 AM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=60300015 | |
LONDON — ARC International plc (Elstree, England), a licensor of configurable processor cores, has prepared a road-map of illustrative examples in its ARC 600 and ARC 700 family lines. The main difference between the ARC 600 and the ARC 700 is that the ARC 600 has a five-stage pipelined arithmetic logic unit achieving 1.3 dhrystone MIPS per megahertz while the ARC 700 has a seven-stage pipeline and achieves 1.2 dhrystone MIPS per megahertz but which can be pushed to higher clock frequencies, typically 400-MHz in a 0.13-micron manufacturing process. The two families now include a number of preconfigured but still configurable cores that offer pre-optimized size, speed and power characteristics to meet specific requirements of various embedded markets, according to ARC. Each core in the 600 and 700 families consumes significantly less silicon area and power when compared to fixed processors from competing companies, and extends ARC's processor architecture to a wider range of consumer, storage and networking applications. The ARC 600 family now includes the 605, the 610D with or without the ARC XY DSP coprocessor and the ARC 625D with or without the ARC XY. The ARC 700 family includes the 710D, 725D and 750D each of which can be deployed with or without the ARC XY DSP extensions.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |
Related News
- ARC International Provides New Configurable Trace and Debug Extensions to the ARC 600 and 700 Core Families
- Express Logic ThreadX RTOS support extended to ARC 600 and ARC 700
- Phison Licenses Virage Logic's ARC(R) 600 Family of Microprocessor Core IP for Use in Their Flash Controller Applications
- Green Hills Software Announces u-velOSity for ARC 600 Core Family and the ARC Sound Subsystem
- RF Micro Devices Adopts ARC's Configurable 600 Core Family
Breaking News
- JEDEC Updates JESD79-5C DDR5 SDRAM Standard: Elevating Performance and Security for Next-Gen Technologies
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
- Silvaco Announces Expanded Partnership with Micron Technology
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
Most Popular
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Microchip Technology Acquires Neuronix AI Labs
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Brazil and Europe sign innovative project with RISC-V technology for HPC
- Alphawave Semi - Q4 2023 Trading and Business Update
E-mail This Article | Printer-Friendly Page |