DVCon speaker compares assertion languages
EE Times: Latest News DVCon speaker compares assertion languages | |
Richard Goering (02/15/2005 11:48 PM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=60401196 | |
SAN JOSE, Calif. — Why are there two standard assertion languages — Property Specification Language (PSL) and SystemVerilog Assertions (SVA) — and how do they compare? John Havlicek, principal staff scientist at Freescale Semiconductor, had some answers at a Design and Verification Conference (DVCon) presentation here Tuesday (Feb. 15). "The obvious and pragmatic answer is that there are two standard languages because there are two committees," Havlicek said. However, he noted that the two committees had complementary goals, resulting in two languages that address complementary engineering needs. PSL arose from Accellera's Formal Verification Technical Committee (FVTC), which began in 2000. That group considered several property languages and chose IBM's Sugar language as its base. The result was PSL, which was donated to the IEEE last year and is now undergoing standardization as IEEE P1850. SVA, on the other hand, came from Accellera's SVA Committee, which absorbed technology not considered or rejected by FVTC — including the Superlog language, Motorola's CBV, Synopsys' OpenVera, and Intel's ForSpec. The resulting assertions are included in the SystemVerilog language that is now undergoing standardization as IEEE P1800. PSL, Havlicek said, was intended as a "comprehensive property language for static verification, with a subset suitable for dynamic verification." SVA, in contrast, is a "rich property language for dynamic verification with a subset suitable for static verification." Further, PSL is an extensible language framework designed to work with multiple HDLs, while SVA is comprised of assertions integrated directly into Verilog, so that hardware designers can include in-line assertions with their HDL code. Because of the divergence, Havlicek noted, "there was a call by a number of people to align the languages." As a result of work at Accellera, he said, there is now full alignment on the formal semantics and partial alignment on the syntax. In the process, he noted, "we found bugs in both languages." What's possible today, Havlicek said, is a mapping of "reduced" SystemVerilog concurrent assertions into the PSL foundation language. That means the SystemVerilog concurrent assertions would have to leave out local variables and recursive properties, which are not used by PSL, and would have to specify clocks explicitly, similar to PSL clock operations. The result is something close enough for automatic translation. As Havlicek said, it will "look more like dialects of the same language." Havlicek noted, however, that PSL has an optional branching extension that does not correspond to anything in SystemVerilog, and that SVA includes "immediate" assertions that do not map to anything in PSL. "I can easily see someone using both of these languages," Havlicek said. "But for the vast majority of practical properties, you could write in either one."
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |
Related News
- Agnisys to Showcase Expertise at DVCon US with Exclusive Short Workshop and Tutorial Sessions
- DVCon India 2023 | Keynote: "Journeying Beyond AI: Unleashing the Art of Verification" by Sivakumar P R, Founder & CEO, Maven Silicon
- Veriest Solutions to Present Two Verification Papers at DVCon US Conference
- Menta SAS is exhibiting at DVCon India 2022 and will offer a Technical Workshop
- Veriest experts presenting at DVCon Europe Conference
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |