SMX now supports the Turbo186 core from VAutomation
SMX now supports the Turbo186 core from VAutomation
Costa Mesa, California, January 15, 2001 - Micro Digital, Inc. today announced SMX® support for the Turbo186 microprocessor core from VAutomation. The 24-bit address mode is fully supported, giving a 16 MB memory space in extended real mode. Currently, the smx kernel, smxNet, and the UART driver have been ported to run on VAutomation's TIPS2 development board. Future plans are to verify operation of the USBLink stack on it.
With the resurgence of interest in 186-class processors, it is fortunate to have a mature RTOS that closely supports this new 24-bit architecture. Micro Digital has supported x86 real mode since the first version of SMX, initially released over 10 years ago. SMX continues to be highly efficient and small, and it offers a high-performance scheduler written in x86 assembly language. SMX offers a diverse set of components to choose from including a real-time multitasking kernel, TCP/IP stack, file system, GUI, and extensive drivers. The kernel and most components support all memory models.
An excellent toolchain is supported for both the 20- and 24-bit addressing modes, consisting of Paradigm C++ and the First Silicon Solutions VSA-186 JTAG system analyzer. These companies have worked closely with each other and VAutomation to ensure a smooth toolchain. With the JTAG unit, the user gets access to a hardware trace buffer and the ability to inspect peripheral registers such as serial ports and the interrupt controller.
Micro Digital is happy to announce its new partnerships with VAutomation and First Silicon Solutions. Micro Digital and Paradigm have had a strong partnership since the early days of SMX.
For more information, please visit www.smxinfo.com for SMX products, www.vautomation.com for VAutomation products, www.fs2.com for First Silicon Solutions products, and www.devtools.com for Paradigm products.
Related News
- Ashling's RiscFree™ SDK Now Supports RISC-V® Processor Cores from CAST
- Cadence AI-Powered Virtuoso Studio Supports RF and mmWave Design Reference Flows for TSMC N16RF, N6RF and N4PRF
- Eliyan Supports Latest Version of UCIe Chiplet Interconnect Standard, Continues to Drive Performance and Bandwidth Capabilities to 40Gbps and Beyond to Help Meet the Needs of the Multi-die Era
- Terapines ZCC Toolchain Fully Supports Andes RISC-V Processors
- DFSPI IP Core from DCD supports all serial memories available on the market.
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |