32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Xilinx Unveils its Vision for the Future of Computing, Details New Programmable Engine Fabric and Multiple AI Technologies
CUPERTINO, Calif. -- Aug. 20, 2018 -- HOT CHIPS 2018 – At the 2018 Hot Chips conference this week, Xilinx, Inc. (NASDAQ: XLNX), the leader in adaptive and intelligent computing, will present a tutorial, three technical sessions and a keynote by Xilinx CEO Victor Peng, all highlighting the company's vision for the future of computing and how Xilinx is uniquely positioned to address it.
The explosion of AI and pervasive intelligence, combined with the demand for exponentially increasing computing power after Moore's Law, has given rise to domain-specific architectures (DSAs). Xilinx technology is ideally suited for DSAs as it can be programmed and tuned to address today's most complex and demanding architectures with impressive results across a wide variety of workloads and applications. The same piece of silicon can be updated and reconfigured to tackle multiple tasks. This movement will be underscored by five talks to be given at the event:
- Victor Peng, Xilinx CEO, will present his vision for the future in a keynote titled "Adaptable Intelligence: the Next Computing Era," at 11:45 a.m. on Tuesday, Aug. 21.
- Juanjo Noguera, engineering director, Xilinx Architecture Group, will present on "HW/SW Programmable Engine: Domain Specific Architecture for Project Everest." This is a first peek at one of the novel heterogeneous components in the forthcoming "Everest" product family, which will provide orders of magnitude performance increase. Everest is part of a new category of computing technology called the Adaptive Compute Acceleration Platform (ACAP). This will be delivered at 9:45 a.m. on Tuesday, Aug. 21.
- Rahul Nimaiyar, director of Data Center and IP Solutions at Xilinx, will describe the deep neural network (DNN) processor for Xilinx FPGAs that is currently available for use in Amazon Web Services (AWS) F1 instance. The talk is titled "Xilinx Tensor Processor: An Inference Engine, Network Compiler + Runtime for Xilinx FPGAs." It will be presented at 4 p.m. on Tuesday, Aug. 21.
- Song Yao, co-founder and CEO of DeePhi Technologies – now a Xilinx company – will present a session titled "The Evolution of Deep Learning Accelerators Upon the Evolution of Deep Learning Algorithms," at 3:30 p.m., also on Tuesday, Aug. 21.
- Michaela Blott, principal engineer for Xilinx CTO, will share insights from the forefront of research in a tutorial on architectures for deep neural nets called "Deep Learning and Computer Architectures." This takes places at 2 p.m. on Sunday, Aug. 19.
Copies of these presentations are available here. For more information on Xilinx and its breakthrough technologies, please visit www.xilinx.com.
About Xilinx
Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies – from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP, designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Flex Logix Unveils New Architectural Details on its NMAX Neural Inferencing Engine at the Edge AI Summit
- OPENEDGES and VisioNexT Shapes the Future of Vision AI SoCs
- Samsung Electronics Unveils Foundry Vision in the AI Era at Samsung Foundry Forum 2023
- DMP Launches "ZIA SV" Stereo Vision IP for AMD Xilinx Adaptive Computing Devices
- Ceremorphic Exits Stealth Mode; Unveils Technology Plans to Deliver a New Architecture Specifically Designed for Reliable Performance Computing
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |