Avery Design Systems Announces SimAccel FPGA Accelerator
TEWKSBURY, MA., --August 5, 2019 – Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of the SimAccel FPGA-based accelerator to achieve 100-1000X speed up over simulation-based verification.
“As SoCs get larger the feasibility of performing comprehensive SoC verification using purely simulation and without hardware-software co-verification is less and less practical” said Chris Browy, VP Sales/Marketing. SimAccel provides co-emulation, hardware-software co-verification leveraging our existing VIPs and testsuites and our new synthesizable, retargetable FPGA-based Accelerator System IP (ASIP) and Accelerated VIPs (AVIP). Using design IP from Mobiveil and off the shelf FPGA prototype systems such as from Xilinx and PRO DESIGN provides the advanced hardware platforms necessary to implement multi-FPGA systems.
Highlights of the new SimAccel solution
- RTL simulation accelerator targets >100-1000X speedups over simulation
- Seamless support of simulation and accelerated VIPs
- Full line of Accelerated VIPs (AVIP) built using high quality, proven, commercial-grade design IPs including PCIe, NVMe, AMBA AXI4/AHB/APB, DDR4/LPDDR4, ONFI Flash
- Integrated HW-SW co-verification using AMBA VIP/AVIP virtual prototype (VP) adapter supporting ARM, RISC-V, and MIPs VPs including ARM Fast Models and Imperas OVPs
- Integrated unified HW-SW co-debug using SW/HW breakpointing and data structure inspection
- Multi-FPGA design partitioner targets multi-FPGA board solutions up to 16 FPGAs
- Enhanced FPGA debug visibility via Monitor AVIP supports protocol-aware debug, tracker logs, and waveforms
- Assertion-based verification (ABV) via optimized replay of accelerator traces on RTL assertions
- Utilizes commercial and customer FPGA prototype boards, Xilinx® FPGAs and tools, and other 3rd party FPGA debug tools
- Low cost alternative by fully leveraging same investment in FPGA prototype systems, design process and tools, and engineering resources
- Comprehensive verification services to partition DUT into multiple FPGAs, integrate with ASIP/AVIP/VP IPs, implement FPGAs, and run verification on DUT
Quote from Mobiveil
“As a leading provider of high-speed serial interface IP blocks and platforms for SSD and IoT markets, we are very pleased that Avery chose Mobiveil’s PCI Express Gen5 Design IP to build this innovative simulation acceleration solution” said Ravi Thummarukudy CEO of Mobiveil. “Avery is a long term partner and both companies have been working together on many IP/VIP partnership solutions for PCIe, NVMe, DDR, ONFI, etc.”
Quote from PRO DESIGN
“As provider of FPGA based prototyping systems, we really appreciate the partnership with Avery, which enables us to expand our proFPGA solutions into an early stage of the RTL and hardware software co-verification process. By using Avery’s SimAccel technology in combination with our proFPGA product line designers are able to catch issues in the RTL at an even earlier stage than typical FPGA based prototyping, which extends the usage of our systems a lot and which will bring significant value to our customers” said Gunnar Scholl, CEO from PRO DESIGN Electronic GmbH.
Visit us at the Flash Memory Summit in Santa Clara during August 6-8.
|
Avery Design Systems Hot Verification IP
Related News
- Avery Design Partners with S2C to Bring PCIe 6.0 and LPDDR5 and HBM3 Speed Adapters to FPGA prototyping solutions for Data Center and AI/ML SoC Validation
- Aldec's New HES FPGA Accelerator Board Targets HPC, HFT and Prototyping Applications plus Hits the "Price/Performance" Sweet Spot
- Achronix and BittWare Launch VectorPath Accelerator Card with Speedster7t FPGAs
- InAccel releases world's first universal bitstream repository for FPGAs based on JFrog
- Terasic chooses Enyx to offer ultra-low latency development framework and design services for their latest FPGA platform
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |