Compact clock-generation PLL with 1.0GHz VCO for system and interface clocking applications.
DVB-S2 BCH and LDPC Encoder and Decoder
Perspective Transformation and Lens Correction Image Processor
10/100/1000 MBit Ethernet MAC
LG Electronics Becomes Lead Partner For ARM Cortex-A50 Family Of Products And Next-Generation Mali GPUs
Synopsys Posts Financial Results for Second Quarter Fiscal Year 2013
Avery Design Systems Announces eMMC and SD Verification IP Solutions
Generic DDR Behavioural Model
Automated ECO Flow for overall cycle time reduction
SoC Interconnect Verification Challenge
Build or Buy? The Design Rules Remain the Same
Reuse ROI Proof Point, USB 3.0 SSIC across MIPI M-PHY with a slice of HAM
Cortex-M0+ a year after: smaller, thriftier and smarter!
© 2013 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Was this page helpful?Ask us a question or get help
Suppliers, list your IPs for free.