This dual channel ADC accepts an input clock of up to 120Mhz, depending on required bandwidth. It uses the 2 ADC cores with shared references and timing, to ensure excellent phase and gain matching performance.
The ADC has differential inputs in order to maximize dynamic range and noise immunity. The ADC is preceded by a bypassable integrated buffer which allows the ADC to accept an input signal amplitude of 1Vpk-pk.The exclusion of this buffer limits the ADC to an input range of 0.5Vpk-pk but offers better power performance.
The ADC�s power is scalable with sample frequency.
Features
Dual IQ ADCs and bandgap
Power/sample rate scalability
37mW @ 120 MSPS
23mW @ 75 MSPS
15mW @ 30 MSPS
9mW @ 3.75 MSPS
Dynamic Performance
67dB SNDR
78dB SFDR
90nm 6 Metal CMOS process (No analog options)
1.2V power supply
Die area of 0.65mm2 (inclusive of decimation filter and bandgap)
Deliverables
As part of the License Agreement the components listed will be delivered:
Datasheet
Characterization Report
Flat Netlist (cdl)
Layout View (gds2)
Abstract View (lef)
Timing View (lib)
Behavioral Model (VHDL/Verilog)
Silicon Samples
DemonstrationEvaluation Board
View 11 Bit 120 MSPS Multi-Mode Sigma Delta Dual ADC full description to...
see the entire 11 Bit 120 MSPS Multi-Mode Sigma Delta Dual ADC datasheet
get in contact with 11 Bit 120 MSPS Multi-Mode Sigma Delta Dual ADC Supplier
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Give us your feedback
Was this page helpful? Ask us a question or get help