The RivieraWaves RW-BT-BB IP is a "classic" BR/EDR Bluetooth baseband controller IP qualified for Bluetooth 2.1+EDR and 3.0. It is listed as a qualified design component on the Bluetooth SIG website where PICS can be found. It is composed of a synthesizable Bluetooth hardware baseband core controller for integration into ASICs and FPGAs, driven by a portable and configurable firmware containing all protocol layers up to HCI.
The RW-BT-BB hardware baseband core controller, in charge of packet encoding/decoding and frame scheduling, is complemented by a CVSD hardware codec with a-law/u-law/linear PCM samples converter for voice applications. The firmware is composed of the Link Controller (LC), Link Manager (LM) and Host Control Interface (HCI).
Compatible with the standard Bluetooth HCI, The RivieraWaves Bluetooth baseband controller can be used with any host software protocol stack and profiles, either split around the HCI so that the lower layers and upper layers can run on different processors or systems, or combined together to run on the same processor to make a fully hosted solution. The customer is free to choose any 3rd party Bluetooth host protocol stack and profiles, including the open source BlueZ.
The firmware is provided with reference platform drivers and with a small scheduler (or kernel OS) which is a small and efficient Real Time Operating System (RTOS), offering task management, inter-task communications, message (queues and events) management and timing management.
The RW-BT-BB baseband controller IP deliverable includes a hardware simulation test bench with regression test suit, synthesis scripts, and a user-friendly validation tool running under Windows or Linux allowing easy unit testing and regression at system level.
The RW-BT-BB baseband controller IP can be complemented with the RivieraWaves RW-BT-RF IP for a full Bluetooth solution.
- Bluetooth 3.0 qualified
- Backward compatible with Bluetooth specifications 1.2, 2.0+EDR, and 2.1+EDR
- Adaptive Frequency Hopping (AFH) in piconet and scatternet operation for improved coexistence with WLAN devices
- Hardware encryption
- Support of Bluetooth low power modes (sniff,hold and park)
- WLAN and broadband coexistence interfaces
- Supports all BR and EDR packet types
- Sniff Sub-rating for optimized power consumption
- Secured Simple pairing for improved user experience
- Extended Inquiry Response for faster connection
- Encryption Pause and Resume
- Enhanced power control
- Designed in synthesizable RTL for easy technology migration for the hardware portion, and in C for the software portion
- Low gate count and low memory footprint
- Designed for minimal power consumption
- Support of 32000 Hz and 32768 Hz low power clock (can be used for hold, park and sniff)
- Low operating frequency dynamically selectable between 13, 16, 18, 22 and 26 MHz. Other frequencies can be supported on request
- Bluetooth clock and multiple offsets management for scatternet operation in master and slave devices
- Optimized for use with RivieraWaves Bluetooth RF IP. Other RF can be supported on request
- Direct voice bus from CVSD codec, with support of up to 3 voice channels
- AMBA2 AHB/APB bus for easy integration into ARM based platforms
- Developped and validated on ARM7 processor, but can support any other processor (ARM Cortex M3, Cortus APS3, ARC605, etc.)
- DFT ready, accepted by major ATPG tools
- Supplied with compilation, simulation and synthesis scripts
- Supplied with hardware test bench and test suite permitting regression of the core after user edits
- Supplied with a user-friendly validation tool running under Windows or Linux allowing easy unit testing and regression at system level
- Comprehensive documentation and training
- hardware: Verilog RTL, testbench, compilation, simulation and synthesis scripts
- software: C
- test tool running on Windows or Linux