The ARM® Artisan® High Speed Memory Compilers provide SoC designers with a comprehensive solution, delivering maximum performance with the lowest possible power and area. ARM High Speed Two Port Register File compilers are based on a power-efficient architecture that effectively reduces static and dynamic power consumption. These memory compilers satisfy critical power-saving demands by implementing optional power management modes not available in generic designs. Utilizing features like aspect ratio control and area optimized power routing, ARM High Speed Two Port Register File compilers also enable more efficient floor planning and layout. Additionally, the minimized footprint and low power consumption of ARM High Speed Two Port Register File memory compilers make them ideal for cost effective, low power SoC designs. ARM® Artisan® High Speed Memory Compilers, the most effective solution for processor optimization.
Features
Aspect ratio control for efficient floor planning
Optional power management modes – standby, various retention and power down
User programmable read/write margin
ArtiGrid™ ringless power routing enables greater area efficiency
Deliverables
Each ARM product is delivered with a full suite of design views and models that support industry leading design tools. Front End (FE) design and complete (FB) tapeout views can be downloaded from the ARM DesignStart website at: http://designstart.arm.com.
View High Speed Two-Port Register File Compiler - TSMC 40 nm CLN40G full description to...
see the entire High Speed Two-Port Register File Compiler - TSMC 40 nm CLN40G datasheet
get in contact with High Speed Two-Port Register File Compiler - TSMC 40 nm CLN40G Supplier
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Give us your feedback
Was this page helpful? Ask us a question or get help