Synopsys DesignWare® IP for Serial ATA (SATA) Host with the Advanced Host Controller Interface (AHCI) supports 1.5, 3 and 6Gb/sec transfer speeds as defined by the SATA Specification Revision 3.0 (backwards compatible to SATA 2.6) and the AHCI 1.3 specification. To ease system level integration, the DesignWare SATA Host IP solution has an AMBA interface which extends the AHCI benefits to embedded system-on-chip (SoC) designs. The DesignWare SATA AHCI core IP has been fully verified with the industry-standard AHCI software drivers provided as part of the Linux® and Windows Vista™ operating systems. The DesignWare SATA AHCI IP solution has passed the SATA-IO Building Block Interoperability Testing, the golden standard of compliance to the SATA Specification.
The AHCI standard programming interface reduces custom platform software driver creation reducing the overall time from prototype to production. The DesignWare SATA digital host controller supports Asynchronous Notifications, Native Command Queuing (NCQ), Streaming NCQ and enables optimization for performance applications with up to 8 ports at a time. With its integrated DMA, high-speed operation is achieved without system overhead. Reduced gate count and very low power consumption is achieved by utilizing the set of highly configurable options which enable the core to be optimized based on the exact design requirements. The test environment for the digital host controller IP includes the DesignWare Verification IP, which enables SATA transactions generation, SATA protocol monitoring and AMBA subsystem transaction generation. Verilog-based tests are provided as examples to accelerate system integration
Features
Supports up to 8 SATA devices (configurable from 1 to 8 ports)
Native Command Queuing, Streaming NCQ and Asynchronous Notification
Optional mechanical presence switch, cold presence detect, and activity LED suport
Runs standard Window Vista/7 or Linux software drivers "out of the box", no modification of drivers required
Validated with Synopsys and Third-party PHYs
SATA-IO Building Block Interoperability tested
Benefits
Supports SATA 3, 1.5 Gbps and eSATA
& ATAPI-7 Commands
Supports power management features
Supports BIST loop-back modes
Deliverables
Synopsys DWC SATA AHCI Core Kit: Verilog RTL and Verification environment
Users Manual
Example scripts: Design Compiler, Scan, ATPG, Formality and others
View SATA Host 3Gb/s AXI Inf full description to...
see the entire SATA Host 3Gb/s AXI Inf datasheet
get in contact with SATA Host 3Gb/s AXI Inf Supplier
Serial ATA SATA 3G 3.0G Host Controller 1.5 AMBA AXI
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Give us your feedback
Was this page helpful? Ask us a question or get help