UltraScale Gen3 Integrated Block for PCI Express (PCIe)
This core combined with Xilinx Targeted Design Platforms, helps customers develop system solutions.
View UltraScale Gen3 Integrated Block for PCI Express (PCIe) full description to...
- see the entire UltraScale Gen3 Integrated Block for PCI Express (PCIe) datasheet
- get in contact with UltraScale Gen3 Integrated Block for PCI Express (PCIe) Supplier
Interface and Interconnect IP
- Standard Compliant AMBA AXI SoC Interconnect, Soft IP
- Standard Compliant AMBA AHB SoC Interconnect, Soft IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Serial Peripheral Interconnect Master & Slave Interface Controller
- Physical Layer Interface Core
- PCIe 2.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect