The DesignWare® SuperSpeed USB IP complete solution is based on the USB 3.0 specification from the USB Implementers Forum and consists of the xHCI host and device controllers, PHY and verification IP. Additionally, the solution includes a SuperSpeed USB virtual platform and drivers to aid software development. Utilizing elements from a single vendor enables designers to quickly create SuperSpeed USB-based designs from concept through implementation and software development. Next generation applications, such as camcorders, portable media players and smartphones require higher bandwidth for faster ""sync-and-go"" functionality between PCs and portable electronic devices. SuperSpeed USB delivers more than 10x the data transfer rate of Hi-Speed USB and is backwards compatible with previous USB technologies, offering the same ease-of-use and plug-and-play capabilities, while maintaining interoperability with existing USB products. The USB 3.0 solution now includes a protocol analyzer for use with the Synopsys USB 3.0 verification IP.
On board scope and diagnostics for fast system verification
Supports popular 90nm and 130nm processes
Extremely low power consumption per lane resulting in significant savings. . .
USB 3.0 PHY supporting all four USB speeds (LS, FS, HS, SS).
Available in popular advanced foundry processes.
Excellent performance margin and receiver sensitivity
GDSII layout and layer map files, LEF of pin size and locations, LVS netlist in HSPICE format and LVS report, DRC report.
Simulation model for digital blocks, Behavioral models for analog blocks.
Synopsys’ PrimeTime STA results, Gate-level netlist and SDF timing file. DesignWare USB 3.0 PHY Databook. BSDL files for JTAG AC/
DC Boundary Scan, ATE test vectors
Video Demo of the USB 3.0 PHY - TSMC 40LP25 x1
Synopsys Demonstrates SuperSpeed USB 3.0 Interoperability
View USB 3.0 PHY - TSMC 40LP25 x1 full description to...
see the entire USB 3.0 PHY - TSMC 40LP25 x1 datasheet
get in contact with USB 3.0 PHY - TSMC 40LP25 x1 Supplier