One-Time-Programmable (OTP) memory (available in two architectures, Serial and ROM)

Imagination Technologies: Full Year Results Statement FY2012-13
VeriSilicon Introduces Hantro G2 Video Decoder IP with HEVC and VP9 Support
Mixel and GDA Technologies Partner to Deliver a Complete UFS MIPI Solution
Low Power Design for Testability
A need for static and dynamic Low Power Verification
Design Ecosystem Collaboration... Priceless!
The Future Of Process Is Wide Open
| 1 IP Core |
IP Provider: Give the best exposure to your IPs,
by listing your products for free
in the world's largest Silicon IP catalog (6 500 products from more than
400 companies)
© 2013 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.


