<?xml version="1.0" encoding="iso-8859-1"?>
		<rss version="2.0" xmlns:content="http://purl.org/rss/1.0/modules/content/">
		<channel>
		<title>Design And Reuse - Headline News</title>
		<link>http://www.design-reuse.com/</link>
		<description>The industry source for engineers and technical managers worldwide.</description>
		<language>en-us</language>
		<copyright>Copyright 2007, Design And Reuse S.A.</copyright>
		<image> 
		<title>Design And Reuse - Headline News</title> 
		<url>http://www.design-reuse.com/IMAGES/dr_rss.gif</url> 
		<link>http://www.design-reuse.com/</link> 
		</image>
		<!-- CONTENT -->
	
			<item>
			<title><![CDATA[Xilinx Updates June Quarter Guidance]]></title>
			<link>http://www.design-reuse.com/go2/421026/1</link>
			<description><![CDATA[Xilinx today provided updated financial guidance for the June quarter of fiscal 2010. June quarter sales are expected to be down approximately 5% sequentially.
]]></description>
			<pubDate>Thu, 02 Jul 2009 14:29:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[TSMC Unveils First Commercial 65-Nanometer Multi-Time Programmable Non-Volatile Memory Technology]]></title>
			<link>http://www.design-reuse.com/go2/421024/1</link>
			<description><![CDATA[TSMC today announced the foundry segment’s first functional 65-nanometer (nm) multi-time programmable (MTP) non-volatile memory (NVM) process technology. The technology incorporates process-qualified MTP IP blocks jointly developed with Virage Logic.]]></description>
			<pubDate>Thu, 02 Jul 2009 11:07:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[The ESL battle for hearts and minds ]]></title>
			<link>http://www.design-reuse.com/go2/421018/1</link>
			<description><![CDATA[Things have turned deadly serious this week between two major players in the ESL market, Mentor Graphics and Forte Design Systems.  ]]></description>
			<pubDate>Thu, 02 Jul 2009 09:28:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[Altair Semiconductor Successfully Integrates TurboConcept turbo-code IP Cores into its LTE Baseband Processor Product Line]]></title>
			<link>http://www.design-reuse.com/go2/421017/1</link>
			<description><![CDATA[Altair Semiconductor, a fabless chip company developing the world's most advanced 4G mobile semiconductors for handheld devices, today announced that it has successfully integrated the TurboConcept LTE/WiMAX solutions in its LTE FourGee product line. ]]></description>
			<pubDate>Thu, 02 Jul 2009 09:02:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[Initio Corp. Takes an ARC License Targeting Rapid-Growth USB 3.0 and Solid State Disk Controller Markets]]></title>
			<link>http://www.design-reuse.com/go2/421016/1</link>
			<description><![CDATA[The ARC 600 will be embedded within USB 3.0 bridge controllers and SSD controllers to provide a Serial ATA2 to USB 3.0 Bridge and/or individual SATA2 and USB 3.0 outputs. The ARC 600 replaces an 8051 which is overwhelmed by the processing requirements of this application.]]></description>
			<pubDate>Thu, 02 Jul 2009 08:03:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[Indian design firms see uptick when recession ends]]></title>
			<link>http://www.design-reuse.com/go2/421015/1</link>
			<description><![CDATA[The current global recession is driving development costs down, prompting many Indian chip and embedded design service providers to predict an uptick once the downturn ends. ]]></description>
			<pubDate>Thu, 02 Jul 2009 07:46:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[Panavision Imaging and Tower Semiconductor Announce Production of World's Fastest Single Port Re-Configurable Linear Image Sensors]]></title>
			<link>http://www.design-reuse.com/go2/421025/1</link>
			<description><![CDATA[Panavision Imaging and Tower Semiconductor today announced production of Panavision’s family of DLIS-2K re-configurable line scan CMOS image sensors. The DLIS-2K sensors were developed using Tower’s Advanced Photo Diode (APD) pixel process and pixel IP with Panavision’s patented Imager Architecture. ]]></description>
			<pubDate>Thu, 02 Jul 2009 01:20:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[Cosmic Circuits tapes out 40nm Mixed Signal Test Chip]]></title>
			<link>http://www.design-reuse.com/go2/421013/1</link>
			<description><![CDATA[Cosmic Circuits  announced the tape out of its TSMC 40nm Mixed Signal test chip. The test chip consists of several data converters and power regulators for Wireless Communications and Portable consumer applications.]]></description>
			<pubDate>Wed, 01 Jul 2009 18:14:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[Motorola Joins Via Licensing Joint Licensing Program for Near Field Communications]]></title>
			<link>http://www.design-reuse.com/go2/421012/1</link>
			<description><![CDATA[Via Licensing announced today that Motorola, Inc. has joined its joint licensing program for patents essential to the practice of Near Field Communications (NFC) as a licensor.]]></description>
			<pubDate>Wed, 01 Jul 2009 14:08:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[NSCC Launches First AVS SD Decoder Optimized For The ARM Cortex-A8 Processor With NEON Technology]]></title>
			<link>http://www.design-reuse.com/go2/421011/1</link>
			<description><![CDATA[ARM  and NSCC today announced that NSCC has successfully developed the first AVS Standard Definition (SD) decoder optimized for the ARM® Cortex™-A8 processor with NEON™ technology.  The AVS (GB/T GB/T200090.2) is the second generation of source coding/decoding standard developed by the AVS Workgroup (Audio and Video Coding Standard Workgroup of China).]]></description>
			<pubDate>Wed, 01 Jul 2009 13:47:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[LogicVision's Memory BIST &amp; Automated Diagnosis Solutions Included by TSMC in Its Advanced Embedded Memory Development Program and QA Flow]]></title>
			<link>http://www.design-reuse.com/go2/421009/1</link>
			<description><![CDATA[ETMemory is a key component of LogicVision's Dragonfly Test Platform(TM) and provides TSMC with an advanced memory BIST IP and insertion automation solution. Silicon Insight, another Dragonfly test platform component, enables automated and interactive diagnosis and characterization of memories tested with ETMemory BIST.]]></description>
			<pubDate>Wed, 01 Jul 2009 08:18:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[DensBits Selects ARC Storage to Silicon for Next Generation Multi-Bit Per-Cell Flash Technology]]></title>
			<link>http://www.design-reuse.com/go2/421008/1</link>
			<description><![CDATA[ARC International announced that DensBits Technologies Ltd. has taken a license to use a member of the configurable and extendable ARC® 600 Storage to Silicon family of cores. The ARC Storage to Silicon engine will be used in next generation multi-bit per-cell Flash technology that is superior to any of the existing multi-bit per-cell technologies.]]></description>
			<pubDate>Wed, 01 Jul 2009 08:02:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[Virage Logic Expands Presence in India to Serve Growing Market Demand for Broad IP Portfolio]]></title>
			<link>http://www.design-reuse.com/go2/421007/1</link>
			<description><![CDATA[Virage Logic today announced it has expanded its presence in India with the appointment of CoreEL as its sales representative.]]></description>
			<pubDate>Wed, 01 Jul 2009 07:15:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[Synopsys MVSIM Adopted for Low Power Verification of STw8500 Mobile SoC Platform]]></title>
			<link>http://www.design-reuse.com/go2/421014/1</link>
			<description><![CDATA[ST-Ericsson selected MVSIM for its proven ability to comprehensively verify low power techniques, including standby and built-in automated low power assertions, which enable the early detection of bugs. The tool's extensive support for the IEEE 1801 [Unified Power Format (UPF)] power format, on which the STw8500 project team has standardized, was also a deciding factor.]]></description>
			<pubDate>Wed, 01 Jul 2009 06:16:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[ARC International: Trading Update and Outcome of Strategic Review]]></title>
			<link>http://www.design-reuse.com/go2/421006/1</link>
			<description><![CDATA[ARC International provides an update on the completion of a strategic review of its operations, changes to its executive team and an update on trading.]]></description>
			<pubDate>Tue, 30 Jun 2009 14:40:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[SMIC Achieves Silicon Success with High Performance 45-nanometer Process]]></title>
			<link>http://www.design-reuse.com/go2/421005/1</link>
			<description><![CDATA[SMIC today announced the successful completion of its first 45-nanometer high performance (GP, generic process with high performance) yield lot.]]></description>
			<pubDate>Tue, 30 Jun 2009 14:36:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[eInfochips Announces VMM-Enabled MIPI CSI-2, DSI &amp; HSI and SDIO Verification IP for the Synopsys DesignWare Verification IP Alliance Program]]></title>
			<link>http://www.design-reuse.com/go2/421004/1</link>
			<description><![CDATA[eInfochips today announced the availability of Verification Methodology Manual (VMM)-enabled MIPI® CSI-2 (Camera Serial Interface), DSI (Display Serial Interface), HSI (High Speed Synchronous Interface) &amp; SDIO Verification IP (VIP)]]></description>
			<pubDate>Tue, 30 Jun 2009 14:29:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[Virage Logic Sees Strong Adoption of Company's Broad 40nm IP Product Portfolio]]></title>
			<link>http://www.design-reuse.com/go2/421003/1</link>
			<description><![CDATA[Comprising embedded SRAMS, embedded memory test and repair, logic libraries, and memory development software, the Company's silicon-proven 40nm product offering has been designed to optimize area, performance, power and yield. Today, more than ten customers rely on Virage Logic's 40nm product portfolio to design more efficient chips more quickly and with less risk.]]></description>
			<pubDate>Tue, 30 Jun 2009 14:25:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[FFT Library from OptNgn Validated for use in Mentor Graphics' Precision FPGA Synthesis]]></title>
			<link>http://www.design-reuse.com/go2/421002/1</link>
			<description><![CDATA[OptNgn today announced that it has validated its newly released FFT WFTA Kernels Library of streaming IP cores for use with Mentor Graphics Precision® RTL Synthesis. These Winograd Fourier Transform (WFTA) kernels, along with their derivative 1D and 2D libraries, represent a vendor independent and high throughput way to use the cache-free FFT power available in FPGA coprocessors]]></description>
			<pubDate>Tue, 30 Jun 2009 06:35:00 GMT</pubDate>
			</item>
		
			<item>
			<title><![CDATA[Dolphin Integration's Audio converter Helium lightens both Power consumption and Bill-of-Material]]></title>
			<link>http://www.design-reuse.com/go2/421001/1</link>
			<description><![CDATA[Low power consumption has become a hot selling argument for SoCs targeting nomad audio applications. Class D amplifiers have demonstrated their superior power efficiency for driving loud-speakers.]]></description>
			<pubDate>Tue, 30 Jun 2009 06:28:00 GMT</pubDate>
			</item>
		
		</channel>
		</rss>
	