PLDA USB 3.0 IP Reaches Key Milestone with 100th Design Win
PLDA SuperSpeed USB Host and Device IP is the USB 3.0 controller of choice for ASIC and FPGA designers
SAN JOSE, Calif. (November 17, 2011) - PLDA, the industry leader in USB 3.0, PCI Express®, and high speed interface IP, today announced that they have achieved their 100th design win for their SuperSpeed USB IP solution. The PLDA USB 3.0 solution provides ASIC and FPGA designers an easy path to first time silicon success thanks to its ease of integration and industry-leading technical support.
PLDA provides complete USB 3.0 solutions including ASIC and FPGA IP cores and FPGA-based prototyping boards. PLDA state-of-the-art USB 3.0 solutions are currently designed into a variety of applications including networking, computing, industrial, and scientific.
PLDA offers a range of SuperSpeed USB products that include:
- USB 3.0 Host and Device controller IP for implementation in ASIC and engineered for 130nm process nodes and smaller geometries
- USB 3.0 Device controller IP for implementation in FPGA, enabling SuperSpeed USB device connectivity in leading Altera and Xilinx FPGA
- USB 3.0 Development boards and kits based on Altera and Xilinx FPGA, providing a complete hardware and software environment for prototyping and deploying USB device-based applications
According to James Ibberson, Director at TEBIRA, Ltd. “We wanted a USB 3.0 FPGA prototyping board in order to more quickly ramp our design to production. We chose PLDA because of their track record of excellence in IP cores and support.” Ibberson added, “The board was functional from inception and provided us a real design edge. We have already begun our next design using PLDA IP.”
Stephane Hauradou, PLDA’s CTO, stated “Recent announcements by semiconductor companies have demonstrated the market acceptance of USB 3.0. As the first company to hit 100 design-wins for USB 3.0, PLDA is clearly leading the way for SuperSpeed USB integration.”
About PLDA
PLDA is a leading provider of semiconductor intellectual property (IP) specialized in high-speed interconnect protocols and technologies. PLDA is headquartered in Aix-en-Provence, France, and has a strong worldwide presence with a North American sales and technical support office in San Jose, California and a worldwide distribution network. For more information visit www.plda.com.
|
Related News
- PLDA Announces SuperSpeed USB IP Solutions, Providing Designers With Immediate Ability to Integrate USB 3.0 Host And Device Functionality
- Assisting the Customer to Get the Certification of USB 3.0 Host Controller, Faraday Sets A Great Milestone for Its and USB 3.0's Market Expansion in the Industry
- Synopsys First IP Vendor to Demonstrate SuperSpeed USB 3.0 Host, Hub and Device IP in a Single Demonstration
- Faraday Technology and Fresco Logic Partner to Validate SuperSpeed USB PHY (USB 3.0) with SuperSpeed Digital xHCI Host and Device Controller
- USB 4.0, USB 3.2, USB 3.1, USB 3.0, USB 2.0, Device, Hub, Host & Dual Mode proven Interface IP Controllers are available immediately to License
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |