概述和功能介绍

HDMI transmitter PHY (Physical layer) IP core which is fully compliant with HDMI 1.4 specification. HDMI transmitter PHY supports from 25MHz to 250MHz pixel clock, and offers a simple implementation for system LSI for consumer electronics like DVD player/recorder and camcorder. It is Silicon Proven in many Fab/Nodes including: (TSMC, UMC, SMIC, GF, Samsung, ST). HDMI Transmitter Link IP Core supporting the standard of HDMI 1.4b, with 16-bit deep color, 2.25 Gbps and 3D support which will be quickly implemented into SoC of consumers' product (HD-TV, AV receiver... etc.). The best performance, efficiency and characteristic of HDMI Rx IP can be realized when it is connected to HDMI Transmitter PHY IP. HDMI Tx IP can be customized to meet customer specific requirements.

功能描述

• HDMI version 1.4 compliant transmitter
• Supports DTV from 480i to 1080i/p HD resolution
• Supports 24bit, 30bit and 36bit color depth per pixel
• Integrated cable terminator
• Adaptive equalizer for cable
• Adjustable analog characteristics
• PLL band width
• VCO gain
• BGR voltage
• Cable terminator resistance value
• DLL digital filter characteristics
• Integrated Audio PLL
• 3.3V/2.5V/1.0V power supply
• HDMI version 1.4a, HDCP revision 1.3 and DVI version 1.0 compliant receiver
• Controller Supports DTV from 480i to 1080i/p HD resolution, and PC from VGA to UXGA
• Supports 3D video format specified in HDMI 1.4a specification
• Programmable 2-way color space converter
• Compliant with EIA/CEA-861D
• Deep color supported up to 16bit per pixel
• xvYCC Enhanced Colorimetry
• All packet reception including Gamut Metadata Packet
• Supports RGB, YCbCr digital video output format including ITU.656
• 24/30/36/48bit RGB/YCbCr 4:4:4
• 16/20/24bit YCbCr 4:2:2
• 8/10/12bit YCbCr 4:2:2 (ITU.601 and 656)
• 48 bit mode is not supported in 1080p
• Supports standard SPDIF output for stereo or compressed audio up to 192KHz
• Support PCM, Dolby digital, DTS digital audio output through 4bits I2S up to 8 channel
• IEC60958 or IEC61937 compatible
• 1bit audio format (Super Audio CD) output
• High-bitrate compressed audio formats output
• Slave I2C interface for DDC connection
• Configuration registers programmable via synchronized parallel interface
• Interface to external HDCP key storage

Deliverables

• GDS
• Configurable RTL Code
• HDL based test bench and behavioral models
• Test cases
• Protocol checkers, bus watchers and performance monitors
• Configurable synthesis shell
• Documentation
• Design Guide
• Verification Guide
• Synthesis Guide