Welcome to the issue of August 7th, 2025 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.
|
What they said at IP SoC Silicon Valley 25
|
|
Architectures and IP for SoC Clocking
Jeff Galloway, Principal/ Co-Founder, Silicon Creations
|
|
Efficient by Design: Revolutionizing Power Management in SoCs
Floriberto Lima, CEO, SiliconGate
|
|
Cost-effective AI MCU featuring a standard logic compatible embedded flash memory
Peter Song, CEO and Co-Founder, ANAFLASH Inc.
|
|
How do you select the right memory architecture and choose between LPDDR, GDDR, and HBM?
Dirk Seidel, Marketing Director, Innosilicon
|
|
Building Tomorrow Today: Innovating with IP
Ook Kim, CEO, 4lynx, Inc.
|
|
makeChip: an accessible, cost-effective, and cloud-based Chip Design Platform
Florian Bilstein, Director Design Service, Racyics GmbH
|
|
Challenges of Porting ASIC IP Cores to FPGA: Tricky but Worthwhile!
Ettore Giliberti, Senior Staff Application Engineer, SmartDV Technologies
|
|
REGISTER:
If this newsletter was forwarded to you by a colleague, you can have it
sent directly to you at no cost. To register for D&R SoC News
Alert, go to:
UPDATE YOUR PROFILE /
UNSUBSCRIBE :
You are subscribed as and you receive this Alert
in html format.
* If you wish to unsubscribe, you can do it there:
|
|