Welcome to the issue of March 2nd, 2026 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.
|
Ceva-NeuPro™-Nano
|
An ultra-efficient, self-contained NPU solution designed to execute Embedded ML workloads across low-power, compact AIoT devices.
• Weights de-compression and sparsity acceleration for reduced memory.
• Choice of two compatible NPUs – Ceva-NPN32 and Ceva-NPN64
• Ceva-NeuPro Studio AI SDK for simple Embedded ML apps development
|
|
Learn More >>>
|
|
|
What they said at
IP-SoC EU 25
|
|
Equivalence checking: proving correctness of RISC-V implementations when model checking cannot scale
Jonathan Certes, Formal Verification Expert, Keysom
|
|
Building Trust from Edge to Cloud: Synopsys ARC-V Processor IP and the RISC-V Security Advantage
Ruud Derwig, Synopsys, Inc.
|
|
Sub-mW always-on Edge Neural processor with near-memory computing
Thomas Gillot, AI Business Developer, Asygn
|
|
Post-quantum Algorithms MS-KEM and MS-DSA Protected Against Physical Attacks, in Hardware and in Software
Yaacov Belenky, Chief Innovation Officer, FortifyIQ, Inc.
|
|
Post-Quantum Cryptography: Urgent Action Required by Chip Makers
Lamyae Lahlou, Product Line Manager Security IP, Kudelski Labs
|
|
Hardware-Rooted Security - How to Protect Already-Deployed Devices against Reverse Engineering & Firmware Cloning
Ruud Derwig;Marc Fyrbiak, Synopsys, Inc.;Emproof
|
|
REGISTER:
If this newsletter was forwarded to you by a colleague, you can have it
sent directly to you at no cost. To register for D&R SoC News
Alert, go to:
UPDATE YOUR PROFILE /
UNSUBSCRIBE :
You are subscribed as and you receive this Alert
in html format.
* If you wish to unsubscribe, you can do it there:
|
![]()
|
