Design Reuse
Search


EETimes
Home Conference Program Exhibition Advisory Board Registration Practical Information D&R Seminar


Panel: “Quality of Design Flows” or “Flows for Design Quality” ?
Thursday, December 4, 2008, 1:00 PM - 2:30 PM | Room: Auditorium

This panel will take the issue from both ends :

1. Design Flow Consistency : how avoid inconsistencies and inaccuracies amongst the myriad of formats and symbols used to describe the design building blocks, in order to prevent tapeout delays and respins ?

2. Design Quality : how define and monitor quality items for IP designs, that reflect corporate-wide recommended practices and that can drive design teams to quality closure ?

Chairperson:
   

Hein Van Der Wildt
CEO
Fenix Design Automation
Hein van der Wildt – President & CEO Fenix Design Automation Prior to founding Fenix-DA Hein founded Sagantec which became the leading supplier of Layout Compaction technology.Before this Hein started several non-EDA companies in both the US and Europe and spent well over 10 years as President of Xerox Computer Services. Hein graduated from the Royal Dutch Airforce Academy and started his career as Airforce Officer.


Panelists:
   

Christoph Heer
Senior Director
Infineon

   

Henrik Pallisgaard
Co-Founder and VP of Development
Nangate
Prior to co-founding Nangate, Henrik Pallisgaard held the position as Vice President, Ethernet Product Development
for Vitesse Semiconductor Corporation responsible for Ethernet Switch Chipset Development. Henrik received his
M.Sc.EE. in 1988 from the Technical University of Denmark and until 1991, was involved in various research programs
within layout and logic synthesis. From 1991 to 1999, Henrik he worked as an ASIC designer on a large number of SoC
and ASIC design projects for Delta, NKT/DSC Communications and Intel. In 1999, Henrik became responsible
for Intel's Ethernet ASIC design group. In 2000, Henrik joined Exbit Technology with responsibility for product
development. Exbit was acquired in 2001 by Vitesse Semiconductor Corporation.

   

Jo Borel
ex-VP
STMicroelectronics

   

Michel Tabusse
CEO
Satin IP Technologies
Prior to starting Satin IP Technologies, Michel was with Synopsys, most lately director of worldwide business development for the Telecom IP product line, then in charge of IP and consulting sales to several major semiconductor accounts. Before Synopsys, Michel was Founder and General Manager at Arcad SA until acquisition by Synopsys in 1994. Michel has a degree in Engineering (ENSEEIHT, 1983) and a PhD in Microelectronic Design (LIRMM 1985).