Design Reuse
Search


EETimes
Home Conference Program Exhibition Advisory Board Registration Practical Information D&R Seminar


Session: FPGA Design
Wednesday, December 3, 2008, 5:30 PM - 6:10 PM | Room: 2

Moderated by:
Stuart Nisbet ,
Director of IP Development
Xilinx

  • "Enabling Secure Integration of Multiple IP Cores in the Same FPGA" by Bassel Soudan from University of Sharjah, Wael Adi from Technical University of Braunschweig, Abdulrahman Hanoun from Technical University of Hamburg

  • "Field programmable signal processing arrays using 2d micro architecture" by Krrishna kumar kp from RASET