Design Reuse
Search


EETimes
Home Conference Program Exhibition Advisory Board Registration Practical Information D&R Seminar


Session: IP Design (2)
Wednesday, December 3, 2008, 2:30 PM - 4:00 PM | Room: 3

Moderated by:
Kunihiko Tsuboi
STARC

  • "uBIP: A Simplified Microcontroller Architecture for Education in Embedded Systems Design " by Maicon PEREIRA & Cesar ZEFERINO from UNIVALI

  • "A 1-10Gbps SerDes IP in 65nm CMOS Technology" by Afshin Rezayee, Angus McLaren, Saman Sadr, Robert Wang & Mehrdad Ramezani from SnowbushIP Best IP Prize Candidate

  • "Debug and testability features for multi-protocol 10G SerDes" by Claude Gauthier, Shaishav Desai & Sanjay Dabral from Prism Circuits