Design Reuse
Search


EETimes
Home Conference Program Exhibition Advisory Board Registration Practical Information D&R Seminar


Session: Prototyping (2)
Thursday, December 4, 2008, 3:00 PM - 4:30 PM | Room: 1

Moderated by:



Syed Zahid Ahmed
Menta/Lirmm

  • "Fast Design Productivity for Embedded Multiprocessor Through Multi-FPGA Emulation The case of a 48-way Multiprocessor with NOC " by Xinyu LI & Omar HAMMAMI from ENSTA ParisTech

  • "EDA tools and Design Methodology for multi-FPGA Designing/ Prototyping" by Barun Kumar De & Shridhar Laddha from SoftJin Technologies Pvt. Ltd.

  • "Developing high simulation speed VLIW processor model for software development" by Mohit Paul & Syed Saif Abrar from NXP