Design Reuse
Search


EETimes
Home Conference Program Exhibition Advisory Board Registration Practical Information D&R Seminar


Session: SoC Design and Reuse (2)
Wednesday, December 3, 2008, 2:30 PM - 4:00 PM | Room: 2

Moderated by:
Kunihiro Asada
University of Tokyo

  • "IP-based toolbox for digital signal processing reuse: Application to Real-time Spike sorting" by Timothée Levi, Jean-François Bêche, Stéphane Bonnet & Régis Guillemaud from CEA-LETI, DTBS/STD/LE2S

  • "A Cost-Optimized Set-Top Box Architecture" by Stuart Ryan from STMicroelectronics, Andrew Jones from STMicroelectronics, Robert Deaves from STMicroelectronics Best IP Prize Candidate

  • "Migrating from SPI 4.2 to SPI 5 IP Core – Architectural Changes and Re-usability" by Kaushal Buch from eInfochips Ltd.