IPESC
Home Conference Program Exhibition Advisory Board Press Group Practical Information


Session: IP Quality & Validation
Wednesday December 2, 2009, 11:00 - 12:30 | Room: Kilimandjaro

Moderated by:




Dr. Jürgen Haase
edacentrum GmbH
  • "Low Power Verification of Connectivity IP cores A USB HS-OTG case study " by Sriram Balasubramanian (Synopsys)

  • "Reaching 80% in Only Days: OVM Verification IP Makes Your SystemVerilog Verification Significantly More Productive" by Mirit Fromovich (Cadence Design Systems)

  • "Application Specific IP – Ensuring Semiconductor IP Quality" by Gerardo Nahum (Rosetta IP)

  • "A RTCA-DO-254 COMPLIANT DEVELOPMENT PROCESS FOR SUPPORTING THE DESIGN OF HIGH-QUALITY HARD-IP-CORES" by Patricia Lira (UFPE)

  • "What is in you SVA? - Assertion Visualization Case Studies" by Jiang Long (Mentor Graphics Corp)

  • "Software Architecture for IP verification in Operating System environment" by Ravi Kumar Vydadi (Samsung India Software Operations)