Synopsys Announces Expansion of Liberty Modeling Standard, Paving Way for Ultra Low-Power IC Design
Liberty Technology Advisory Board Approves New Liberty Variation Format Additions
MOUNTAIN VIEW, Calif. -- Feb. 27, 2017 -- Synopsys, Inc. (Nasdaq: SNPS) today announced ratification of new statistical moment-based extensions to LVF by the Liberty™ Technical Advisory Board (LTAB), an IEEE Industry Standards and Technology Organization (IEEE-ISTO) federation member program. The new extensions provide a more precise static timing model based on non-Gaussian variation observed in designs operating at near sub-threshold voltage conditions. Applications include mobile and IoT IC designs, where low energy consumption is a dominant requirement. Synopsys' Galaxy™ design platform support for these new extensions is available today with PrimeTime® signoff static timing analysis (STA), SiliconSmart® library characterization and Library Compiler™ library checking solutions. Synopsys IC Compiler™ II physical implementation tool will also provide support in its upcoming release.
The LVF modeling standard, first ratified in August 2014, has been adopted by leading semiconductor companies while providing signoff confidence with PrimeTime STA on more than 50 designs manufactured with the latest FinFET processes, including those operating at ultra-low voltages down to 0.45V. However, mobile and IoT chip providers, in their continued drive to further reduce operating voltage levels, are targeting near or sub-threshold voltage operation. This creates an immense challenge for IC designers as non-Gaussian timing variation is more prevalent at ultra-low voltage and poses a bigger impact on design robustness and yield. To help address this emerging challenge, LTAB members proposed and ratified three statistical moment-based extensions to the LVF standard consisting of mean shift, standard deviation and skewness. These additions allow EDA tools to more precisely model the timing variation impact at such low voltages, thus enabling a more robust design.
"It is through the leadership, vision and collaboration of LTAB member companies that the Liberty modeling standard continues to evolve and benefit the industry," said Robert Hoogenstryd, senior director of marketing for design analysis and signoff at Synopsys. "The new LVF extensions lay the foundation for designing ICs that will operate at previously unimaginable low voltages to achieve lower energy consumption."
"It has been gratifying to see industry leaders rally around a common standard that ultimately benefits the entire semiconductor industry," said Marco Migliaro, President and CEO at IEEE-ISTO. "Together, we are succeeding in evolving the Liberty standard in an inclusive manner that serves current and future industry requirements."
About Liberty Library Format Standard and LTAB
The Liberty library format is the semiconductor industry's most widely adopted library standard, used by virtually all EDA implementation, analysis and characterization tools as the library model exchange for timing, noise and power behavior. In May 2006, an industry-wide LTAB was formed to facilitate the evolution of the Liberty library modeling standard. The LTAB functions under the sponsorship of the IEEE Industry Standards and Technology Organization (IEEE-ISTO). Its 20 member companies represent the broad semiconductor industry including the design community, EDA companies, silicon foundries and semiconductor intellectual property (IP) companies. The Liberty format is available to the entire semiconductor industry community for download under standard open-source license terms. Learn more about Liberty at http://www.opensourceliberty.org, and view the full 20 member LTAB list at http://www.opensourceliberty.org/liberty_techadvisory.html.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- SESAME BIV standard cell library: Dolphin Integration's ultra low-power solution for always-on blocks
- Synopsys New Ultra Low-Power Non-Volatile Memory IP Cuts Power by 90 Percent and Size in Half
- LeapMind's Ultra Low-Power AI accelerator IP "Efficiera" Achieved industry-leading power efficiency of 107.8 TOPS/W
- Synopsys and Nestwave Collaborate to Develop a Low-Power Geolocation IP Solution for IoT Modems
- T2M announces Industry's first Ultra Low-Power Bluetooth Dual Mode RF IP on TSMC 22nm.
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |