Universal Chiplet Interconnect Express (UCIe 1.0) Controller
Kyocera Selects Synopsys VC Formal for High-Performance Property Verification
VC Formal Delivers Faster Convergence for Complex Multi-Functional Product Designs
MOUNTAIN VIEW, Calif. -- Jun 28, 2017 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that Kyocera, a leading supplier of telecommunications equipment, information equipment, semiconductor packages and electronic components, has selected Synopsys' VC Formal™ solution for high-performance formal property verification of their Multi-Functional Product (MFP) designs. Kyocera used VC Formal's next-generation high-performance formal engines and heuristic performance algorithms to achieve faster formal property verification. Through its native integration with VCS®, Verdi® and Certitude™ technologies, VC Formal also enabled Kyocera to build a highly efficient and robust formal verification methodology.
"Kyocera designs complex SoCs to provide industry-leading printing solutions," said Motohide Murao, General Manager of Software 1 R&D Division at Kyocera Document Solution Inc. "To efficiently perform comprehensive verification of these complex SoCs, static, dynamic and formal verification is required. With VC Formal and Certitude's fault injection and mutation technology, we addressed a potential problem for a specific bus access timing scenario in our past MFP products. By using a CPU model that could synthesize the logic with VC Formal, we also proved that the issue would not occur under the use conditions of the product. This enabled us to enhance the verification quality of our products and shorten time to market."
Synopsys VC Formal delivers faster property convergence through a set of unique engines and smart engine orchestration. Its innovative, high-capacity word-level data model enables formal apps to run on large SoCs, where traditional formal products fail. VC Formal's native debug with Verdi enables simulation experts to quickly leverage formal technologies for faster verification closure. Additionally, unified compile with VCS accelerates creation of VC Formal setup from a simulation environment, reducing valuable time to market. Through its integrated flow with Certitude, users can also apply fault injection techniques to identify and eliminate any gaps in formal verification testbench, eliminating bug escapes altogether.
"We have long collaborated with Kyocera on the delivery of advanced verification solutions for their multi-function printers," said Mo Movahed, vice president of R&D in the Synopsys Verification Group. "We are committed to providing the fastest, high capacity, formal verification solution that can scale with the growing complexity and shorter time-to-market of modern SoC designs."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Delivers 10X Performance in Formal Property Verification with Breakthrough Machine Learning Technology
- Synopsys Delivers Industry's First USB4 Subsystem Verification Solution, VIP, and Test Suite for High-performance USB Architecture
- Toshiba Selects Synopsys VC Formal Verification Solution
- STMicroelectronics Standardizes on Synopsys VC Formal for Faster Verification Closure of Leading Microcontroller Designs
- Synopsys' Complete CCIX IP Solution Enables Cache Coherency for High-Performance Cloud Computing SoCs
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |