Near zero power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
Grenoble, France – October 9, 2017 -- For RFID Tags, dynamic power consumption is a critical performance as the capability to lower power translates into a wider range of detection (RFID tag read range) and a highest identification rate in the same range.
One of the main degree of freedom to improve power consumption of RFID chips is to optimize the digital part of the design.
The new generation of SESAME eLC standard-cell library at 180 nm is designed to safely operate near threshold voltage, down to 0.68 V +/- 10%, to provide up to 99% of dynamic power savings compared to sponsored library.
Such a comparison must be based on the Motu-Uta public benchmark to provide an objective metric to quickly assess the expected improvement.
Motu-Uta, the first benchmark for standard-cell libraries, is downloadable on Dolphin Integration website with no need for NDA.
Picture 1: SESAME eLC compared to a conventional standard-cell library (Dynamic Power Consumption versus Frequency) at 180 nm RFID.
Discover our SESAME eLC standard cell library at 180 nm
For further information, sign-in into MyDolphin, your private space for products evaluation kit.
About Dolphin Integration
Dolphin Integration contributes to "enabling low-power Systems-on-Chip" for worldwide customers - up to the major actors of the semiconductor industry - with high-density Silicon IP components best at low-power consumption.
"Foundation IPs" includes innovative libraries of standard cells, register files and memory generators as well as an ultra-low power cache controller. "Fabric IPs" of voltage regulators, Power Island Construction Kit and their control network MAESTRO enable to safely implement low-power SoCs with the smallest silicon area. They also star the "Feature IP": from ultra-low power Voice Activity Detector with high-resolution converters for audio and measurement applications to power-optimized 8 or 16 and 32 bit micro-controllers.
Over 30 years of experience in the integration of silicon IP components, providing services for ASIC/SoC design and fabrication with its own EDA solutions, make DOLPHIN Integration a genuine one-stop shop addressing all customers' needs for specific requests.
It is not just one more supplier of Technology, but the provider of the DOLPHIN Integration know-how!
|
Dolphin Design Hot IP
Related News
- 90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Amazing improvement of power and density for RFID chips with standard cell libraries at 180 nm from Dolphin Integration
- Save up to 20 % of silicon area with Dolphin Integration's standard cell library SESAME uHD
- SESAME BIV standard cell library: Dolphin Integration's ultra low-power solution for always-on blocks
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |