Search News

RISC-V News

• Advancing AI the Brazilian Way: Fostering Innovation Through Collaboration and Open Standards (Sunday, September 8, 2024)
• Two Indian startups showcase innovations at Semicon Taiwan 2024 (Wednesday, September 4, 2024)
• RISC-V Builds the Backbone of Three New Consumer Devices (Tuesday, September 3, 2024)
• STMicroelectronics joins Quintauris to boost RISC-V adoption (Sunday, September 1, 2024)
• SiFive and Arkmicro Accelerate RISC-V Adoption in Automotive Electronics with SiFive's Automotive IP for the High-end SoC Market (Sunday, September 1, 2024)
• Resiltech and Andes Technology Announce Collaboration to Deliver Advanced STL Solutions for Andes Automotive-Grade RISC-V Processor IP (Thursday, August 29, 2024)
• RISC-V Datacenter Future: SiFive P870-D Delivers Scalability (Wednesday, August 28, 2024)
• PQShield and SiFive collaborate to advance post-quantum cryptography in RISC-V (Wednesday, August 28, 2024)
• Senior Intel CPU architects splinter to develop RISC-V processors - veterans establish AheadComputing (Sunday, August 25, 2024)
• New RISC-V Innovations Lead AI to Open Standard (Wednesday, August 21, 2024)
• SEALSQ introduces new RISC-V secure hardware platform for IoT security (Tuesday, August 20, 2024)
• SEALSQ Introduces QS7001, a Newly Developed Cutting-Edge RISC-V Secure Hardware Platform, Specifically Designed for IoT security in the Post-Quantum Era (Monday, August 19, 2024)
• SignatureIP Networks-on-Chips (NoCs) to Accelerate RISC-V Designs (Monday, August 19, 2024)
• European RISC-V firms support SignatureIP NoC Networks-on-Chip (Thursday, August 15, 2024)
• Raspberry Pi Launch New RP2350 Microcontroller and Pico 2 Development Board with RISC-V Support (Thursday, August 8, 2024)
• Tenstorrent launches new Wormhole high-performance AI chip using RISC-V architecture (Sunday, July 21, 2024)
• RISC-V Shows Ambitious Prospects in Europe (Friday, July 19, 2024)
• RISC-V power controller adds flash memory (Wednesday, July 17, 2024)
• Navigating the RISC-V Ecosystem (Tuesday, July 16, 2024)
• SEALSQ RISC-V Semiconductors is Pioneering Sustainability Through Decentralized Processing (Thursday, July 11, 2024)
• RISC-V Thrives Through Research, International Collaboration (Tuesday, July 9, 2024)
• Addressing AI While Keeping the MIPSiness In MIPS (Sunday, July 7, 2024)
• How RISC-V is changing the server market (Wednesday, July 3, 2024)
• RISC-V Summit Europe News - Processor IP, Verification Tools, and More (Thursday, June 27, 2024)
• Ventana CEO to Deliver a Keynote at RISC-V Summit Europe (Sunday, June 23, 2024)
• RISC-V in Space Workshop in Gothenburg on April 2-3, 2025! (Sunday, June 23, 2024)
• Andes Technology Showcases Leadership in AI and Automotive Applications at RISC-V Summit Europe 2024 (Thursday, June 20, 2024)
• Breker Verification Systems Readies RISC-V CoreAssurance and SoCReady SystemVIP for Automated, Certification-level RISC-V Verification Coverage (Wednesday, June 19, 2024)
• Slide Shows Samsung May be Developing a RISC-V CPU for In-memory AI Chip (Tuesday, June 18, 2024)
• Initial members join CHERI Alliance to drive adoption of memory safety and scalable software compartmentalization (Sunday, June 16, 2024)
• Codasip Claims 'Best-in-Class' RISC-V Core for Power-Conscious Designs (Friday, June 14, 2024)
• Axiomise Heads to RISC-V Summit Europe June 25-27 in Munich (Wednesday, June 12, 2024)
• Arteris Selected by Esperanto Technologies to Integrate RISC-V Processors for High-Performance AI and Machine Learning Solutions (Monday, June 10, 2024)
• Andes RISC-V CON: Deep Dive into Automotive, AI Application Processors and Security Trend (Thursday, June 6, 2024)
• Andes Technology Announces the Annual ANDES RISC-V CON on June 11th at the DoubleTree San Jose Hotel (Thursday, June 6, 2024)
• Codasip introduces best-in-class RISC-V core for power-efficient applications (Monday, June 3, 2024)
• Rain AI Unveils Andes Technology as Its RISC-V Partner (Sunday, June 2, 2024)
• Andes Technology Announced the QiLai SoC and the Voyager Development Board (Wednesday, May 29, 2024)
• World's first RISC-V multi-mode LTE chipset for 450MHz (Tuesday, May 28, 2024)
• RISC-V Summit Europe News—Processor IP, Verification Tools, and More (Tuesday, May 28, 2024)
• RISC-V adoption predicted to get AI boost ? forecast shows 50% growth every year until 2030 for the open-standard ISA (Sunday, May 26, 2024)
• SEALSQ RISC-V Chips Adoption is Predicted to Get AI Boost Making it a Viable Competitor to Traditional GPUs (Sunday, May 26, 2024)
• RISC-V adoption predicted to get AI boost - forecast shows 50% growth every year until 2030 for the open-standard ISA (Monday, May 20, 2024)
• Andes Technology and Arteris Partner To Accelerate RISC-V SoC Adoption (Monday, May 20, 2024)
• RISC-V adoption will be accelerated by AI, according to new research (Sunday, May 19, 2024)
• RISC-V Chip Combines CPU, GPU, and NPU Into One Core (Tuesday, May 14, 2024)
• Andes, HiRain, and HPMicro Join Hands to Build RISC-V AUTOSAR Software Ecosystem (Monday, May 13, 2024)
• Frontgrade Gaisler Leads the Way in RISC-V Processor Development for Space Applications (Monday, May 13, 2024)
• lowRISC Deploys Real Intent Ascent Lint, Meridian CDC, & Meridian RDC for OpenTitan Project (Sunday, May 12, 2024)
• X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core (Wednesday, May 8, 2024)