D&R Headline News | Most Popular | SoC News Alerts | |

IP / SOC Products News

• Toshiba Announces Immediate IP Subsystem Availability of 10 Gigabit Ethernet for Custom LSI Platforms (Wednesday Mar. 23, 2016)
  Toshiba Corporation's Semiconductor & Storage Products Company announced today the immediate availability of an IP subsystem (*1) developed in conjunction with MoreThanIP, a provider of leading edge telecom solutions.
  
  
• EnSilica launches Kalman Filter acceleration IP core for advanced driver assistance systems (ADAS) (Wednesday Mar. 23, 2016)
  EnSilica, a leading independent provider of semiconductor solutions and IP, has launched a Kalman Filter acceleration IP core for use in situational awareness radar sensors for advanced driver assistance systems (ADAS), such as electronic stability control systems, pre-crash impact mitigation, blind spot detection, lane departure detection, and self-parking.
  
  
• Acorn Technologies Introduces New Positioning IP Core for LTE Baseband Chipset Market (Thursday Mar. 17, 2016)
  Acorn Technologies, Inc., a semiconductor and telecom research and development company, today launched the commercial availability of its new hellaPHY RSTD advanced signal processing IP core for LTE network based positioning and E911 indoor location accuracy standards. The hellaPHY RSTD IP core is targeted at the LTE baseband chipset market providers as the FCC mandates new 911 location reporting rules for wireless carriers.
  
  
• Cadence Design IP to Support TSMC 16FFC and 28HPC+ Process Technologies (Tuesday Mar. 15, 2016)
  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it is updating its leading-edge, high-speed SerDes communication interfaces and low-latency Denali® DDR memory IP solutions to support TSMC’s 16nm FinFET Compact (16FFC) and 28nm HPC Plus (28HPC+) process technologies.
  
  
• True Circuits Announces New Line of Low Power, 32KHz IoT PLLs (Monday Mar. 14, 2016)
  True Circuits announced today the availability of a new line of Phase-Locked Loop (PLL) hard macros specifically tailored to the stringent power requirements and wide frequency operation range of the rapidly-growing IoT market.
  
  
• Cadence Announces DDR4 and LPDDR4 IP Achieve 3200 Mbps on TSMC 16nm FinFET Plus Process (Monday Mar. 14, 2016)
  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced its DDR4 and LPDDR4 IP products for TSMC's 16nm FinFET Plus (16FF+) process have completed TSMC9000 Silicon Assessment. The Cadence® Denali® DDR controller IP, and both the Denali DDR4 and LPDDR4 PHY IP, have demonstrated operating speeds of up to 3200 Mbps, and each are in production with several customers.
  
  
• Credo 16-nm 56G PAM-4 SerDes IP Now Available (Monday Mar. 14, 2016)
  Credo Semiconductor today announcedthat its 56Gbps PAM-4 SerDes IP is available for the TSMC 16-nm FinFET+process.
  
  
• Synopsys Announces Broad IP Portfolio for TSMC 16FFC Process (Monday Mar. 14, 2016)
  Synopsys DesignWare® IP on the 16FFC process enables designers to accelerate development of SoCs that incorporate logic libraries, embedded memories, embedded test and repair, USB 3.1/3.0/2.0, USB-C 3.1/DisplayPort 1.3, DDR4/3, LPDDR4, PCI Express® 4.0/3.1/2.1, SATA 6G, HDMI 2.0, MIPI M-PHY and D-PHY and data converter IP.
  
  
• M31 Technology Announces Its Release of TSMC's 28HPC+ ULL SRAM Compilers for the Intelligent Device Market (Monday Mar. 14, 2016)
  M31 Technology announced today its release of TSMC's 28HPC+ ULL SRAM Compilers for the Intelligent Device Market. These IP cores will enable designers to realize the features and benefits of a low power, high performance, and cost effective SoC design.
  
  
• eMemory Announces Industry's First 16nm FinFET Compact (FFC) Process Verified OTP Silicon IP (Monday Mar. 14, 2016)
  eMemory announces today that its OTP technology NeoFuse has been verified in 16nm FinFET Compact process (16FFC), marking an important milestone as the world’s first IP provider to deliver a logic NVM solution in the cutting-edge 16FFC process platform.
  
  
• Mellanox and Cadence Demonstrate PCI Express 4.0 Multi-Lane PHY IP Interoperability (Monday Mar. 14, 2016)
  Cadence today announced that it has collaborated with Mellanox Technologies (NASDAQ: MLNX) to demonstrate multi-lane interoperability between Mellanox’s physical interface (PHY) IP for PCIe 4.0 technology and Cadence’s 16Gbps multi-link and multi-protocol PHY IP implemented in TSMC’s 16nm FinFET Plus (16FF+) process.
  
  
• Mn_nH release deep-learing accelerated and 8-bit pixel anti-banding HEVC encoder. (Friday Mar. 11, 2016)
  MnHEVC overcome the barrier of optimisation with deep learning acceleration and 8-bit anti-banding encoding technic. MnHEVC is deep learned with many and various video estimation patterns and its depth classifier make to reduce encoding complexity dramatically.
  
  
• GUC Delivers 28G Multi-Standard SerDes IP (Thursday Mar. 10, 2016)
  Global Unichip Corp. (GUC) today announced that its 28Gbps Multi-Standard SerDes IP (28G-EMSPHY-XT), silicon-proven on TSMC’s 28nm process technology, has demonstrated compliance with IEEE 802.3bj (100GBase-KR4), CEI- 25G-LR, and CEI-28G-VSR specifications.
  
  
• Trilinear Technologies Delivers Next Generation DisplayPort Link Controllers (Wednesday Mar. 09, 2016)
  Trilinear Technologies continues to advance the state of the art in DisplayPort link controller cores. Building on the highly successful line of DisplayPort link controller cores originally introduced in 2007, the Trilinear VF-111T DisplayPort Transmitter and VF-117R DisplayPort Receiver cores have been updated to include full support for the Video Electronic Standards Association (VESA) DisplayPort 1.3a standard and the Embedded DisplayPort 1.4 standard.
  
  
• GUC Announces Progress in LPDDR4 IP and Reaffirms Commitment to DIMM Application of DDR3/4 (Wednesday Mar. 09, 2016)
  GUC today announced two new additions to its 16nm process IP offerings: an LPDDR3/4 PHY/Controller combo in TSMC 16FF+ and 16FFC, respectively. In addition, the company reaffirmed its commitment to the growing DIMM market segment through a plan to tape out a DIMM-optimized DDR3/4 PHY/Controller IP set this year.
  
  
• eMemory Announces Innovative Solution for Cryptographic Security (Wednesday Mar. 09, 2016)
  eMemory today announces its specialty NeoFuse IP for cryptographic security. This logic NVM solution is based on NeoFuse technology and offers a truly random physical source with high immunity to temperature and voltage variation. Features such as ideal randomness and uniform data distribution fully fulfill the demands of random seed generators for Physical Unclonable Function (PUF) applications.
  
  
• Arasan Announces USB 2.0 PHY in Ultra Low Power TSMC 40LP (Monday Mar. 07, 2016)
  Arasan’s USB 2.0 PHY has been designed to target mobile devices and the automotive market. This IP expands Arasan’s library of nodes, now available from 180nm to 28nm from major foundries including automotive grade qualifications. Ubiquitous in PCs, USB 2.0 is now the charging and media transport interface for billions of mobile products from Smartphones to headphones.
  
  
• New Lossless & Lossy Hybrid frame buffer compression IP, CFrame50 released by Chips&Media (Wednesday Mar. 02, 2016)
  Chips&Media Inc. announced today that it released its new enhanced frame buffer compression IP CFrame50. CFrameTM is IP core that performs visually lossless compression of source image data from ISP or decoded data that are to be transferred to display chip so that efficient memory management, considerable bandwidth reduction and power saving can be all achieved.
  
  
• Titan IC Systems Launches Content Inspection Technology (Tuesday Mar. 01, 2016)
  Titan IC Systems announced that is has worked closely with Xilinx to optimize its Helios Regular Expression (RegEx) Processor as a licenseable soft Intellectual Property (IP) core for Xilinx FPGAs.
  
  
• IPrium releases Burst BPSK Modem (Tuesday Mar. 01, 2016)
  FPGA intellectual property (IP) provider IPrium LLC today announced that it has expanded its family of Modem IP products with a new Burst BPSK Modem IP Core for microwave communication systems.
  
  
• Intilop releases Network Security TOE Module for Altera and Xilinx FPGAs for their 10G & 40G Full TCP & UDP Offload Engines (Monday Feb. 29, 2016)
  Intilop delivers yet another industry first: a full TCP and UDP Accelerator with Network Security capability which performs most of the functions of firewall and other monitoring functions at full line rate.
  
  
• Licensible IP core accelerates neural networks (Monday Feb. 29, 2016)
  French researchers have developed a IP for deep neural networks that is available for licensing to run in software, for implementation in FPGA fabric, for synthesis within an SoC.
  
  
• GUC/Partner Jointly Develop USB3.1 PHY/Controller IP (Friday Feb. 26, 2016)
  Global Unichip Corp. (GUC) worked jointly with a major Japanese IDM partner to develop USB3.1 PHY/Controller IP by using GUC’s PHY and partner’s Controller.
  
  
• Arasan announces the Industry's First MIPI DSI-2 Controller IP Cores (Thursday Feb. 25, 2016)
  Arasan announces support for MIPI DSI-2 v1.0 with support for MIPI C-PHY v1.0 and MIPI D-PHY v2.0. DSI-2 v1.0 extends Arasan’s 13 years of support of MIPI IP, to the next generation of high-resolution cameras and displays.
  
  
• CEVA Powers DSP Group's Next-Generation Ultra-Low-Power Always-On Voice Processor (Wednesday Feb. 24, 2016)
  CEVA and DSP Group today announced that DBMD4 – DSP Group's next-generation, ultra-low-power, always-on voice and audio processor is powered by CEVA's audio/voice/sensing DSP.
  
  
• New Ultra-efficient ARM Cortex-A32 Processor Expands Embedded and IoT Portfolio (Tuesday Feb. 23, 2016)
  ARM announces the latest addition to the family of ultra-efficient ARM application processors, the ARM® Cortex®-A32 processor, targeting next-generation embedded products. The Cortex-A32 processor brings the benefits of the ARMv8-A architecture into power-constrained, 32-bit embedded applications. The Cortex-A32 is the smallest and most power-efficient core in the range.
  
  
• CAN FD Bus Controller IP Core Gains Time-Triggered TTCAN Capability (Tuesday Feb. 23, 2016)
  Semiconductor intellectual property provider CAST, Inc. today introduced standard support for the new Time-Triggered communication on CAN (TTCAN) protocol in the CAN Bus Controller IP Core it offers.
  
  
• New Tiny 80251 Beats Other Low-Power, High-Capability Microcontroller Options (Tuesday Feb. 23, 2016)
  Semiconductor intellectual property provider CAST, Inc. today introduced a new microcontroller in its 8051-compatible IP line, the T80251XC3 Tiny, Configurable, 16-bit 80251 Microcontroller IP Core.
  
  
• Silicon Storage Technology Announces Availability of its Smartbit OTP NVM Technology on Altis Semiconductor's 130 nm and 180 nm RF CMOS Platform (Monday Feb. 22, 2016)
  Microchip, through its Silicon Storage Technology (SST) subsidiary, announced today that system-on-a-chip (SoC) designers now have access to SST's unique Smartbit™ based antifuse one-time-programmable (OTP) non-volatile memory (NVM) technology on the Altis Semiconductor 130 nm and 180 nm RF CMOS platforms.
  
  
• Latest Imagination PowerVR Series8XE GPUs set new standard for performance, power and area in cost-sensitive markets (Monday Feb. 22, 2016)
  PowerVR Series8XE GPUs deliver the best performance/mm2 for the smallest silicon footprint and power profile, while also incorporating advanced features such as hardware virtualization, multi-domain security, and support for the latest APIs including OpenGL® ES 3.2 and Vulkan™ 1.0. Series8XE demonstrates Imagination’s continuing leadership in cost-sensitive GPUs.