English
Process Detector (For DVFS and monitoring process variation), TSMC N3
You are here:
40G MP SerDes PHY (PCIe Gen1-5) 7nm
The AXLinkIO MP IP utilizes the silicon-proven AXLinkIO transceiver architecture.
The AXLinkIO MP IP from AnalogX is compatible to several protocols including PCI Express Gen1-5, JESD, OIF, CPRI, Ethernet, and others
The AXLinkIO MP IP from AnalogX is compatible to several protocols including PCI Express Gen1-5, JESD, OIF, CPRI, Ethernet, and others
View 40G MP SerDes PHY (PCIe Gen1-5) 7nm full description to...
- see the entire 40G MP SerDes PHY (PCIe Gen1-5) 7nm datasheet
- get in contact with 40G MP SerDes PHY (PCIe Gen1-5) 7nm Supplier