Search for Silicon IP

MIPI D-PHY 4 Lane CSI2-TX 1.2G

• Consists of 1 Clock lane and up to 4 Data lanes
• Supports MIPI Standard 1.2 for D-PHY
• Supports both high speed and low-power modes

H.264/AVC, H.265/HEVC, VP9 and JPEG Encoder

• State of the art video encoding quality
• Unique multi-format and scalable architecture
• Scalable video resolution up to 8K resolution, support for multi-stream encoding

Neuromorphic IP

• Designed for Low-Power Neural Network Processing
• Flexible Training Methods
• Scalable Neuron Fabric

USB-C 3.1/DisplayPort Tx PHY for Samsung 14LPP

• Samsung 14LPP
• Supports 10 Gbps and 5 Gbps data rates
• Supports RBR, HBR1, HBR2 and HBR3 data rates

12-bit 50MS/s Dual-Channel ADC

• TSMC 40nm LP (Low Power Process)
• 1.1V and 2.5V Supplies
• 12-bit Dual-Channel High-Speed SAR ADC

TSMC CLN7FF 7nm Clock Generator PLL

• 800MHz-4000MHz
• Delivers optimal jitter performance over all multiplication settings.

Voltage Reference for Integrated PMU

• Input Power Supply: 2.8 to 4.2 V
• Quiescent Current: <0.9 μA

Gigabit Ethernet PHY

• Integrated 10/100/1000Mbps Transceiver
• Compliant with IEEE 802.3, IEEE 802.3u, and IEEE 802.3ab

High speed, Wide range Integer-N PLL for TSMC28HPC

• High speed: up to 4Ghz Fout
• Wide range: 500Mhz ~ 4Ghz output
• Fin clock: 1 ~ 100Mhz

802.11ax Wi-Fi Transceiver AFE

• Samsung Foundry 14nm
• 1.8V, 0.9V dual power supply
• Resolution : Rx ADC 12-bit, Tx DAC 12-bit

Enhanced Universal Controller

• for DDR4/3/2 and LPDDR4/3/2

500kHz Bandwidth CTSD ADC

• TSMC 180nm Process
• No Analog Options
• 1.8V Supply

Machine Learning Processor

• Outstanding Performance
• Highly Efficient
• Optimized Desig

Arm Cortex-a77

• Laptop-Class Performance
• Enabling 5G Solutions
• Excellent User Experiences

Rambus Hardware Root of Trust RT-730

• Hardware root of trust featuring a custom RISC-V processor
• Secure in-core processing and industry-leading anti-tamper

USB 3.2 Device Controller

• Compliant with USB3.2 Specification Rev1.0
• Implements Phy Logical/ Link / Protocol Layers.
• Supports Aggressive Low Power Management

High speed, Wide range, Fractional-N PLL with SSC for TSMC28HPC

• High speed: up to 4Ghz Fout
• Wide range: 500Mhz ~ 4Ghz output
• Fin clock: 5 ~ 100Mhz

Deep Learning based Object Detection IP

• High performance
• Low bandwidth requirement
• Low power consumption

Multi-Protocol 25G PHY IP for TSMC 16FFC

• Supports 1.25 to 25.8 Gbps data-rate
• Supports PCI Express 4.0 with lane margining, 1G to 400G Ethernet, CCIX, and SATA protocols

Bandgap Reference for Integrated PMU (Silicon-proven 40 nm, high-accuracy of < ±1%)

• Input Power Supply: 2.8 to 4.2 V
• Reference Accuracy: < ±1.0%
• Contact Vendor for Product Brief

TSMC CLN28HPC+ 28nm DDR 4/3 PHY - 3200Mbps

• Supports DDR4-3200, DDR3/L/U, LPDDR4/X and LPDDR3, simultaneously with one hard macro
• DFI 4.0 compliant

ESD Protection

Fractional-N Frequency Synthesizer PLL (5nm - 180nm)

• 1MHz up to 1.6GHz input frequency range
• 1MHz up to 3.6GHz output frequency range
• 24 bit fractional resolution

Interlaken Protocol IP (High Speed Chip-To-Chip Interface)