risc-v; superscalar;dual-issue;8-stage pipeline;microprocessor;dsp IP core / Semiconductor IP / Silicon IP

≡ Menu Design And Reuse

Design And Reuse

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for risc-v; superscalar;dual-issue;8-stage pipeline;microprocessor;dsp products
Contact information for risc-v; superscalar;dual-issue;8-stage pipeline;microprocessor;dsp Suppliers

Please log in here to your account.

New user ? Signup here.

Risc-v; superscalar;dual-issue;8-stage pipeline;microprocessor;dsp IP Listing

6 IP Cores

Looking for a specific IP ?
Save time, post your request

32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux

The 32-bit A45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, “P” ...

1
32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP (DSP)

The 32-bit D45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, “P” ...

2
64-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux

The 64-bit AX45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, “P” ...

3
64-bit RISC-V Multicore Processor with 1024-bit Vector Extension

AndesCore™ AX45MPV 64-bit multicore CPU IP is an 8-stage superscalar processor with Vector Processing Unit (VPU) based on AndeStar™ V5 architecture. It supports RISC-V standard “G (IMA-FD)”, ...

4
Compact, Secure and Performance Efficiency 32-bit RISC-V Core

AndesCore™ D23 is a 32-bit 3-stage pipeline CPU IP core based on AndeStar™ V5/V5e architecture for embedded applications with small gate count, and some dual-issue ability. In addition to ...

5
64-bit Multiprocessor with Level-2 Cache-Coherence

AndesCore™ AX45MP 64-bit multicore CPU IP is an 8-stage superscalar processor based on AndeStar™ V5 architecture. It supports RISC-V standard “G (IMAC-FD)” extensions, “C” 16-bit ...

6

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Search for Silicon IP

Refine your search >>

Narrow your Selection

You must be registered with the D&R website to view the full search results, including:

Risc-v; superscalar;dual-issue;8-stage pipeline;microprocessor;dsp IP Listing

32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux

32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP (DSP)

64-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux

64-bit RISC-V Multicore Processor with 1024-bit Vector Extension

Compact, Secure and Performance Efficiency 32-bit RISC-V Core

64-bit Multiprocessor with Level-2 Cache-Coherence

Partner with us

List your Products

Design-Reuse.com