English
You are here:
Capless LDO with Noise Quencher Technology (UMC 180 nm, 300 mA, excellent supply rejection and fast settling)
The Capless LDO IP core is optimized for Application Specific Integrated Circuits (ASICs), System-on-a-Chip (SOC) and microprocessor integration. The Capless LDO can hold a steady output voltage reference without using an external capacitor. The LDO uses Noise Quencher(TM) Technology to provide unparalleled power supply rejection at high frequencies.
Benefits
- Adds value to your microchip with embedded power management
- Fewer components and smaller board area (NO external capacitor)
- Improved reliability
- Reduced inventory and reduced BOM management overhead
- Longer battery life (save power through integration)
- Low risk for customer product/program with a silicon proven capless LDO IP core.
Deliverables
- Datasheet and user’s guide with integration guidelines
- Behavioral simulation model
- Schematics and/or spice netlist
- Layout (GDSII)
- Integration and test support
View Capless LDO with Noise Quencher Technology (UMC 180 nm, 300 mA, excellent supply rejection and fast settling) full description to...
- see the entire Capless LDO with Noise Quencher Technology (UMC 180 nm, 300 mA, excellent supply rejection and fast settling) datasheet
- get in contact with Capless LDO with Noise Quencher Technology (UMC 180 nm, 300 mA, excellent supply rejection and fast settling) Supplier
Capless
- LDO Capless Fast Response Series ( Vin = 1.65-1-95V; Vo = 0-75-1.0V; Io = 150 mA ) - TSMC 28nm
- Capless LDO voltage regulator (TSMC 130 nm, 500 mA, excellent load transient)
- Capless LDO with Noise Quencher Technology (TSMC 130 nm, 100 mA, excellent supply rejection and fast settling)
- Capless LDO voltage regulator (TSMC 130 nm, 20 mA, excellent load transient)
- 103 dB of SNR, 24-bit stereo multichannel audio CODEC with capless headphone outputs, suitable for 5.1 applications
- Capless 1.8V output LDO with 2.0-3.6V input range - SMIC 0.18 EF
