EBR-1553 IP Core - Enhanced Bit Rate
The memory is a true dual port RAM as defined by the FPGA target, with both sides independently reading or writing data. The CPU should supply the memory control signals, address, data, chip select and write enable synchronized with the clock signal supplied to the core. This synchronized approach will ensure robustness of operation. Since the core and the user logic work with the same clock, the design will have no transient effects.
EBR1553D can be used on any FPGA, using any clock frequency and memory size. This ensures quick and reliable integration with user’s design. The parametrically settable clock frequency can be set from 60 Mhz and up – reduces number of clock domains in design.
Features
- 10 Megabits per Second 1553 protocol Intellectual Property for FPGAs and ASIC
- Suitable for any EBR1553 BC, RT, MT implementation
- Back-end compatible to DDC® Mini-Ace® and Enhanced Mini-Ace® interface and functionality, works with existing software drivers
- Small FPGA area utilization
- Supports any even clock frequency
- Modular architecture allowing flexible implementations
- Provided with full verification environment
- Based on vendor and technology independent VHDL code
Block Diagram of the EBR-1553 IP Core - Enhanced Bit Rate

View Enhanced Bit Rate 1553 IP Core for FPGA full description to...
- see the entire Enhanced Bit Rate 1553 IP Core for FPGA datasheet
- get in contact with Enhanced Bit Rate 1553 IP Core for FPGA Supplier
Mil-Std-1553
- Secured 1553 FPGA IP Core
- DO-254 Ready MIL-STD-1553 A/B compliant IP with DDC software API and register compatibility
- DO-254 MIL-STD-1553 1.00a
- MIL-STD-1553 Bus Controller, Remote Terminal, and Monitor Terminal
- Multi Protocol IO Concentrator (RDC) IP Core for Safe and Secure Ethernet Network
- Wiring Fault Detection FPGA IP Core for MIL-STD-1553 and ARINC825