PCI Express Gen1/Gen2/Gen3 End point Controller with SRIOV Support
The PCI Express Endpoint Controller is part of PCI-Express (GPEX) family of IP solutions which includes Root Complex (GPEX-RC), Hybrid (GPEX-HY), Switch port Controller (GPEX-SW), Switch (GPEX-SWITCH), GPEX-AXI Bridge (GPEX-AXI), GPEX-AHB Bridge (GPEX-AHB) and Advanced Switching (GPEX-AS) designs.
The controller's simple, configurable and layered architecture is independent of application logic, PHY designs, implementation tools and, most importantly, the target technology. Mobiveil solution allows the licensees to easily migrate among FPGA, Gate array and Standard cell technologies optimally. Its flexible backend interface makes it easy to be integrated into wide range of applications. Mobiveil solution provides highly scalable bandwidth through configurable lanes, widths and frequencies.
The PCI Express Endpoint Controller leverages Mobiveil’s years of experience in PCI, PCI-X and HyperTransport technologies and the expertise in creating system validated IP solutions with RTL, synthesis, simulation, board and software elements to offer lowest risk in terms of compliance and inter operability.
View Gen5 PCI Express Endpoint Controller with SR-IOV and ARI Support full description to...
- see the entire Gen5 PCI Express Endpoint Controller with SR-IOV and ARI Support datasheet
- get in contact with Gen5 PCI Express Endpoint Controller with SR-IOV and ARI Support Supplier
Block Diagram of the PCI Express Gen1/Gen2/Gen3 End point Controller with SRIOV Support

PCI Express End point Controller IP
- PCIe 5.0 Controller IP supporting Root Complex, End Point, Switch Port compliant with PCIe 5.0/4.0/3.0/2.0/1.0 and fully synthesizable
- Gen5 PCIe Transparent Switch
- PCIe 4.0 Controller IP supporting Root Complex, End Point, Switch Port compliant with PCIe 4.0/3.0/2.0/1.0 and fully synthesizable
- PCIe 3.0 Controller IP supporting Root Complex, End Point, Switch Port compliant with PCIe 3.0/2.0/1.0 and fully synthesizable
- PCIe DMA Controller (Low Latency)
- Gen4 PCIe to AXI Bridge (PAB)