English
Advanced Encryption Standard (AES-128) core with AMBA AHB interface
You are here:
Linear Regulator IP, Input: 2.0V - 3.9V, Output: 1.8V / 150mA, Iq=66uA, Idis=1uA, UMC 0.18um G2 process
3.3V with 150mA driving capability, Istb=96uA Linear Regulator, UMC 0.18um GII Logic process.
View Linear Regulator IP, Input: 2.0V - 3.9V, Output: 1.8V / 150mA, Iq=66uA, Idis=1uA, UMC 0.18um G2 process full description to...
- see the entire Linear Regulator IP, Input: 2.0V - 3.9V, Output: 1.8V / 150mA, Iq=66uA, Idis=1uA, UMC 0.18um G2 process datasheet
- get in contact with Linear Regulator IP, Input: 2.0V - 3.9V, Output: 1.8V / 150mA, Iq=66uA, Idis=1uA, UMC 0.18um G2 process Supplier
Power IP IP
- High-performance ARC HS3x and HS4x processors are optimized for GHz+ operating speeds with minimum area and power consumption
- Compact, ultra-low power ARC EM processors and ASIL-Ready ARC EM Safety Island IP feature excellent code density
- eFPGA Tile with power management for TSMC 40ULP & 40LP
- Fully Self-contained Single/Multi Port USB Type-C Power Delivery IP
- Digital and mixed-signal IP and ASIC RISC-V reference design for USB Type-C/PD power adapter/charger
- Smallest, Lowest Power ARM Multicore Applications Processor