English
You are here:
Low power, high speed, and high density configurable SRAM
Novelics compiler-based family of advanced embedded memories includes low power, high speed, and high density configurable SRAM targeting the most demanding SoC applications.
Embedded coolSRAM-6T blocks are user definable for configuration and performance depending on your SoC requirements.
Behind Novelics breakthrough embedded memory performance is an advanced compiler-based memory generator and optimizer, MemQuest™ that enables the concurrent optimization of power, speed, density, and DFM/DFT objectives.
Embedded coolSRAM-6T blocks are user definable for configuration and performance depending on your SoC requirements.
Behind Novelics breakthrough embedded memory performance is an advanced compiler-based memory generator and optimizer, MemQuest™ that enables the concurrent optimization of power, speed, density, and DFM/DFT objectives.
Features
- Based on foundry provided 6T SRAM cell
- Reliable, silicon proven architecture
- Best-in-class active power, leakage current, density, and speed
- Supports large instances (e.g. 16Mbit)
- Selectable process node(s), power, speed, and aspect ratio
- Selectable row/column redundancy
- Advanced power management modes
- Ideal for portable applications requiring ultra low power at high densities and high speed applications that can benefit from advanced power management features
- Single or Dual Port architectures
- Flexible IP Licensing Models
View Low power, high speed, and high density configurable SRAM full description to...
- see the entire Low power, high speed, and high density configurable SRAM datasheet
- get in contact with Low power, high speed, and high density configurable SRAM Supplier
memory RAM
- DO-254 Distributed Memory Generator 1.00a
- MCU with integrated 64-bit SRAM controller, Memory Protection Unit and real-time, low latency execution unit, optimized for low cost, low power microcontroller and embedded applications
- MPU incorporating a high performance instruction/data L1 cache controller and Memory Management Unit (MMU)
- 65nm FTP Non Volatile Memory for Standard CMOS Logic Process
- 180nm OTP Non Volatile Memory for Standard CMOS Logic Process
- 130nm FTP Non Volatile Memory for Standard CMOS Logic Process