MIPI D-PHY v1.2 and C-PHY v1.2

M SQUARE MIPI C/D-PHY IP enables high performance, low power interface between system on chips (SOC) and peripheral devices. The target market covers wide range of IoT application areas including automotive ADAS and infotainment, VR/AR, multimedia, digital cameras and image sensors etc. Our IP includes both transmitter and receiver and is available in both mainstream and advanced process nodes such as 16/12nm, 28/22nm and 65-40nm. This high quality, low cost and interoperable IP enables end customers to deploy specific features for their applications.

This IP is designed to transmit data and the control information of MIPI CSI, DSI, or other associated protocols. For MIPI C-PHY operation, this IP comprises up to three trios for single-channel configuration and interfaces with MIPI associated protocol controllers via a standard MIPI C-PHY PPI which supports 16-bit or 32-bit high speed transmitting data bus. This IP can also be configured as MIPI D-PHY transmitter/receiver interface. For MIPI D-PHY operation, this IP comprises one clock lane and up to four data lanes for single-channel configuration.

• see the entire MIPI D-PHY v1.2 and C-PHY v1.2 datasheet
• get in contact with MIPI D-PHY v1.2 and C-PHY v1.2 Supplier