Synopsys' DesignWare® SATA PHY IP is designed for use in system-on-chip (SoC) solutions. The DesignWare SATA PHY IP integrates seamlessly with Synopsys' DesignWare SATA Host & Device Controller IP core to reduce design time and achieve first-pass silicon success. Based on Synopsys' proven high-speed SERDES technology, the DesignWare SATA PHY IP provides a cost-effective and low power solution that is designed to meet the needs of today's SATA designs. Synopsys' SATA PHY IP is compliant with the SATA base specification and substantially exceeds the electrical specifications in such key performance areas as jitter and receive sensitivity. The SATA PHY is part of the complete DesignWare IP solution for SATA including SATA Host, Device Controller and SATA verification IP. The solution has passed the SATA-IO Building Block Interoperability Testing, the golden standard of compliance to the SATA Specification.
Features
Excellent performance margin and receive sensitivity
On board scope and diagnostics for fast system verification
Interoperability with Synopsys' DesignWare SATA Host & Device Controllers to provide a complete solution
Support for hot pluggable devices
Low power design supports "Green" low power products
SATA-IO Building Block Interoperability Tested
Benefits
Fully compliant and silicon proven in popular 130nm to 40nm processes
Passes SATA IO Interoperability testing using PHYs in 130nm to 40nm process technology
Supports a wide range of configurations including 1.0V, 1.2V & 1.8V core supplies and 2.5V & 3.3V I/O supplies
Transmits and receives 1.5 Gb/s or 3.0 Gb/s differential NRZ serial stream
Deliverables
GDSII layout and layer map files, LEF of pin size and locations, LVS netlist in HSPICE format and LVS report, DRC report
Simulation model for digital blocks, Behavioral models for analog blocks
Synopsys’ PrimeTime STA results, Gate-level netlist and SDF timing file
DesignWare USB 3.0 PHY Databook
Digital test vectors (.wgl); scan test environment with Automatic Test Pattern Generation (ATPG) vectors
Video Demo of the SATA 6G PHY, TSMC 16FFC, FFPGL, FFPLL x1, x2, North/South (vertical) poly orientation
View
SATA 6G PHY, TSMC 16FFC, FFPGL, FFPLL x1, x2, North/South (vertical) poly orientation
full description to...
see the entire
SATA 6G PHY, TSMC 16FFC, FFPGL, FFPLL x1, x2, North/South (vertical) poly orientation
datasheet
get in contact with
SATA 6G PHY, TSMC 16FFC, FFPGL, FFPLL x1, x2, North/South (vertical) poly orientation
Supplier
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Partner with us
Visit our new Partnership Portal for more information.