USB Type-C 40 Gb/s Multi-Protocol Switch and Bi-Directional Bit-Level Retimer
All four lanes of the KB8001 are bidirectional. This makes it a versatile signal retimer applicable in both host (source) and device (sink) applications.
For host or device applications, the KB8001 enables the system to pass both transceiver compliance and receiver jitter tolerance tests for USB4 Gen 2,3, USB3.2 Gen 1,2 (Gen1x1, Gen1x2, Gen2x1, and Gen2x2), DP version 1.4a [(RBR 1.62 Gb/s, HBR3 8.1 Gb/s, HBR2 5.4 Gb/s, HBR 2.7 Gb/s and RBR 1.62 GBd) x1, x2, x4], Thunderbolt 2, 3 [(10.3125 Gb/s, 20.625 Gb/s) single lane operation, dual lane unbonded and dual-lane bonded operation].
A Two-Wire Interface (TWI) connects to the Power Delivery Microcontroller for initialization and configuration operations. The Sideband Use (SBU) interface carries sideband information used by the USB Type-C Alt M
View USB Type-C 40 Gb/s Multi-Protocol Switch and Bi-Directional Bit-Level Retimer full description to...
- see the entire USB Type-C 40 Gb/s Multi-Protocol Switch and Bi-Directional Bit-Level Retimer datasheet
- get in contact with USB Type-C 40 Gb/s Multi-Protocol Switch and Bi-Directional Bit-Level Retimer Supplier
Block Diagram of the USB Type-C 40 Gb/s Multi-Protocol Switch and Bi-Directional Bit-Level Retimer

USB Type-C Switch IP
- Digital and mixed-signal IP and ASIC RISC-V reference design for USB Type-C/PD power adapter/charger
- USB 3.1 Type-C / DisplayPort PHY in Samsung 5LPE
- USB 3.2 Gen2x1 PHY IP in TSMC(7nm,12/16nm, 28nm)
- USB 2.0 femtoPHY in TSMC (40nm, 28nm, 22nm, 16nm, 12nm, 10nm, 7nm, 6nm)
- USB 2.0 femtoPHY in Samsung (14nm, 11nm, 8nm, 7nm, 5nm)
- USB 3.1/DisplayPort 1.4 IP Subsystem Solution