English
You are here:
AMBA AXI Verification IP (VIP)
The Simulation VIP is ready-made for your environment, providing consistent results whether you are using Incisive®, Synopsys VCS®, or Mentor Questa® simulators. You have the freedom to build your testbench using any of these verification languages: SystemVerilog, e, Verilog, VHDL, or C/C++. Simulation VIP supports the Universal Verification Methodology (UVM) as well as legacy methodologies.
Product Highlights
- The most widely used AHB VIP
- Includes support for APB
- Part of a complete AMBA verification solution including Interconnect Verification
- Features optional Assertion-Based VIP and Accelerated VIP
Product Highlights
- The most widely used AHB VIP
- Includes support for APB
- Part of a complete AMBA verification solution including Interconnect Verification
- Features optional Assertion-Based VIP and Accelerated VIP
Benefits
- The most widely used AXI VIP
- Includes support for APB
- Part of a complete AMBA verification solution including Interconnect Verification
- Features Assertion-Based Formal VIP and Accelerated VIP
View AMBA AXI Verification IP (VIP) full description to...
- see the entire AMBA AXI Verification IP (VIP) datasheet
- get in contact with AMBA AXI Verification IP (VIP) Supplier