Synthesizable DRAM Model of GDDR5,GDDR6 & DDR4 for emulation platform / test chip development and memory controller performance measurement.
- Synthesizable Verilog DRAM Model of GDDR5,GDDR6 & DDR4
- Support all the Specified organisation & configurations.
- Assertions and Property Checkers
- Memory Controller Properties meeting the Specified Bank /Bus access and --Timing Constraints
- Command sequencing constraints.
- Performance Counters.
- free of cost Technical support in integration, bring up and debug.
- no cost maintenance for 180 days.
- low cost royalty free only 10000 USD per project.
- Memory models in Synthesizable verilog format.
- Example setup and configuration.
- Reference design and manual.