I2C Master and Slave OVM/UVM Verification IP
The I2C VIP supports standard, fast and high speed modes of operation and both 7-bit and 10-bit addressing modes. The Master VIP has been interoperability tested with a Slave VIP configuration with the slave VIP was used in successfully verifying a DUT, later silicon proven. The VIP comes with a Bus Monitor for performing key protocol checks and reports errors for non compliance with Philips I2C Specification.
Customers using the asureVIP products do so with the confidence of knowing that they have been independently developed by TVS and successfully deployed by leading SoC companies around the world.
TVS can also offer asureVIP customers an independent hardware verification service (asureVERIF) that not only reduces development costs and time-to-to-market, but also improves product quality.
View I2C Master and Slave OVM/UVM Verification IP full description to...
- see the entire I2C Master and Slave OVM/UVM Verification IP datasheet
- get in contact with I2C Master and Slave OVM/UVM Verification IP Supplier
Block Diagram of the I2C Master and Slave OVM/UVM Verification IP
