English
You are here:
MIPI SLIMbus Verification IP (VIP)
The Simulation VIP is ready-made for your environment, providing consistent results whether you are using Incisive®, Synopsys VCS®, or Mentor Questa® simulators. You have the freedom to build your testbench using any of these verification languages: SystemVerilog, e, Verilog, VHDL, or C/C++. Simulation VIP supports the Universal Verification Methodology (UVM) as well as legacy methodologies.
Product Highlights
- Industry's first SLIMbus VIP
- Part of the broadest line of MIPI simulation VIP
- has been a MIPI Alliance Contributing Member since 2007
Product Highlights
- Industry's first SLIMbus VIP
- Part of the broadest line of MIPI simulation VIP
- has been a MIPI Alliance Contributing Member since 2007
Benefits
- Industry's first SLIMbus VIP
- Part of the broadest line of MIPI simulation VIP
- Cadence has been a MIPI Alliance Contributing Member since 2007
View MIPI SLIMbus Verification IP (VIP) full description to...
- see the entire MIPI SLIMbus Verification IP (VIP) datasheet
- get in contact with MIPI SLIMbus Verification IP (VIP) Supplier