English
Low-leakage LDO in TSMC 22ULL to supply logic and analog domains (up to 3.63V input supply)
You are here:
PCI Express Gen2 Verification IP (VIP)
The Simulation VIP is ready-made for your environment, providing consistent results whether you are using Incisive®, Synopsys VCS®, or Mentor Questa® simulators. You have the freedom to build your testbench using any of these verification languages: SystemVerilog, e, Verilog, VHDL, or C/C++. Simulation VIP supports the Universal Verification Methodology (UVM) as well as legacy methodologies.
Product Highlights
- Part of a complete PCI Express solution including: PCI Express Gen3, PCI Express Gen2, NVM Express, Mobile PCI Express, SR-IOV, MR-IOV
- Supports the latest specification ECNs
- OptionalTripleCheck product provides a complete pre-silicon compliance testing solution
- Features optional Accelerated VIP
Product Highlights
- Part of a complete PCI Express solution including: PCI Express Gen3, PCI Express Gen2, NVM Express, Mobile PCI Express, SR-IOV, MR-IOV
- Supports the latest specification ECNs
- OptionalTripleCheck product provides a complete pre-silicon compliance testing solution
- Features optional Accelerated VIP
View PCI Express Gen2 Verification IP (VIP) full description to...
- see the entire PCI Express Gen2 Verification IP (VIP) datasheet
- get in contact with PCI Express Gen2 Verification IP (VIP) Supplier