SATA Virtual Reality Verification IP
At the data link and physical layers, SATA-VR has full implementations of the power-on sequence state machine, power management state machine, and data link layer state machine. A functional coverage reporting mechanism shows how well the state machines are exercised. With the coverage report and test case automation feature, you can verify the both layers with optimized high-quality test cases. At the physical layer, a full functional serdes model that has clock/data recovery circuit and clock de-skew on the receive side also allow you to control the transmission jitter and clock skew.
SATA-VR is not only the most effective way to verify your advanced ASIC but also fully customizable to match the uniqueness of your ASIC.
View SATA Virtual Reality Verification IP full description to...
- see the entire SATA Virtual Reality Verification IP datasheet
- get in contact with SATA Virtual Reality Verification IP Supplier