UST Global VIP for AXI4 protocol (version: ARM IHI 0022D -ID102711) provides a comprehensive set of verification, methodology and protocol features, thus enabling designers to achieve a faster convergence & closure of AXI designs. AXI VIP is implemented in System Verilog and UVM and is capable of running on all standard simulators. The VIP can be configured, integrated with minimal effort, at the same time, providing a lot of customization.
View
Verification IP AXI4
full description to...
see the entire
Verification IP AXI4
datasheet
get in contact with
Verification IP AXI4
Supplier
Block Diagram of the Verification IP AXI4 Verification IP
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.